블록암호와 해시 함수 IP가 내장된 Cortex-M0 기반의 보안 시스템 온 칩
A Cortex-M0 based Security System-on-Chip Embedded with Block Ciphers and Hash Function IP
2
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
블록암호 알고리듬 ARIA와 AES 그리고 해시 함수 Whirlpool을 단일 하드웨어로 통합 구현한 AAW(ARIA- AES-Whirlpool)크립토 코어를 Cortex-M0 CPU에 슬레이브로 인터페이스한 보안 SoC(System-on-Chip) 설계에 대해 기술한다. AAW 크립토 코어는 ARIA, AES, Whirlpool의 알고리듬 특성을 이용한 하드웨어 공유를 통해 저면적으로 구현되었으며, 128-비트와 256-비트의키 길이를 지원한다. 설계된 보안 SoC 프로토타입을 FPGA 디바이스에 구현하고, 하드웨어-소프트웨어 통합 검증을 하였다. AAW 크립토 코어는 5,911 슬라이스로 구현이 되었으며, AAW 크립토 코어가 포함된 AHB_Slave는 6,366 슬라이스로 구현되었다. AHB_Slave의 최대 동작 주파수는 36 MHz로 예측되었으며, ARIA-128, AES-128의 데이터 처리율은 각각 83 Mbps, 78 Mbps이고, Whirlpool 해시 함수의 512-비트 블록의 처리율은 156 Mbps로 평가되었다.
Abstract
This paper describes a design of security system-on-chip (SoC) that integrates a Cortex-M0 CPU with an AAW(ARIA-AES- Whirlpool) crypto-core which implements two block cipher algorithms of ARIA and AES and a hash functionWhirlpool into an unified hardware architecture. The AAW crypto-core was implemented in a small area through hardwaresharing based on algorithmic characteristics of ARIA, AES and Whirlpool, and it supports key sizes of 128-bit and 256-bit. The designed security SoC was implemented on FPGA device and verified by hardware-software co-operation. The AAWcrypto-core occupied 5,911 slices, and the AHB_Slave including the AAW crypto-core was implemented with 6,366 slices. The maximum clock frequency of the AHB_Slave was estimated at 36 MHz, the estimated throughputs of the ARIA-128and the AES-128 was 83 Mbps and 78 Mbps respectively, and the throughput of the Whirlpool hash function of 512-bitblock was 156 Mbps.
참고문헌 (10)
- Ali Ismail Awad, "Chapter : 1, The Institution of Engineering and Technology(IET)" (2018), The Institution of Engineering and Technology (IET)
- "Neowine developed security SoC DORCA -3supporting asymmetric-key encryption"[URL]
- "MS500: Low Power, Advanced Security Features for IoT"[URL]
- P. Choi, "Design and Implementation of High-Performance and Low-Complexity Security System on Chip (SoC)", Ph. D., pp.2017
- A. P. Deb Nath, "System-on-chip security architecture and CAD framework for hardware patch", 201823rd Asia and South Pacific Design Automation Conference (ASP-DAC), pp.733~738 (2018)
- "KS X 1213:2004, 128 bit Block Encryption Algorithm ARIA", Korean Agency for Technology and Standards (KATS), ~ (2004)
- "FIPS-197, Advanced Encryption Standard", National Institute of Standard and Technology (NIST), ~ (2001)
- Paulo S. L. M. Barreto, "The WHIRLPOOL Hashing Function", 1~20 (2003)
- "ARM Cortex-M0"[URL]
- 김기쁨, "ARIA", AES 블록암호와 Whirlpool 해시함수를 지원하는 통합 크립토 프로세서 설계, 2018, pp.22(1), 38~45[DOI]