커패시터의 비율과 무관하고 OP-Amp의 이득에 둔감한CMOS Image Sensor용 Algorithmic ADC
Capacitor Ratio-Independent and OP-Amp Gain-Insensitive Algorithmic ADC for CMOS Image Sensor
2
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
본 논문에서는 column-parallel readout 회로에 적합하도록 개선된 CMOS 이미지 센서용 algorithmic ADC를 제안한다. 커패시터의 비율과 무관하고 연산 증폭기의 이득에 둔감하면서 증폭기 하나로 동작 할 수 있도록 기존 algorithmic ADC를 수정하고 적응형 바이어싱을 적용한 증폭기를 사용하여 높은 변환효율을 갖도록 하였다. 제안하는 ADC는 0.18-μm 매그나칩CMOS 공정으로 설계되었으며, Spectre 시뮬레이션을 통해 기존 algorithmic ADC에 비해 변환속도당 전력소모가 37% 줄어들었음을 확인하였다.
Abstract
In this paper, we propose an improved algorithmic ADC for CMOS Image Sensor that is suitable for a column-parallelreadout circuit. The algorithm of the conventional algorithmic ADC is modified so that it can operate as a single amplifierwhile being independent of the capacitor ratio and insensitive to the gain of the op-amp, and it has a high conversionefficiency by using an adaptive biasing amplifier. The proposed ADC is designed with 0.18-um Magnachip CMOSprocess, Spectre simulation shows that the power consumption per conversion speed is reduced by 37% compared withthe conventional algorithmic ADC.
참고문헌 (12)
- B. S. Carlson, "Comparison of modern CCD and CMOS image sensor technologies and systems for low resolution imaging", IEEE Proc. Sensors, pp.171~176 (2002)
- Hongjie Zhu, "Design of a Digital Address-Event Triggered Compressive Acquisition Image Sensor", IEEE Transactions on Circuits and Systems-I：Regular Papers, 63(2), pp.191~199 (2016)[DOI]
- Fei Wang, "Development and Evaluation of a Highly linear CMOS Image Sensor With a Digitally Assisted Linearity Calibration", IEEE Journal of SolidState Circuits, 53(10), pp.2970~2981 (2018)[DOI]
- N. Cho, "A VGA CMOS Image Sensor with 11-bit column parallel single-slope ADCs", IEEE International SoC Design Conference, pp.25~27
- S. Matsuo, "8.9-megapixel video image sensor with 14-b column-parallel SA-ADC", IEEE Trans. Electron Devices, 56(11), pp.2380~2389 (2009)[DOI]
- S. Lim, "A 240-frames", s 2.1-Mpixel CMOS image sensor with column-shared cyclic ADCs, 2011, pp.46(9), 2073~2083
- P. W. Li, "A Ratio-Independent Algorithmic Analogto-Digital Conversion Technique", IEEE Journal of Solid-State Circuits, SC-19(6), pp.828~836 (1984)[DOI]
- K. Nagaraj, "Switched-capacitor circuits with reduced sensitivity to amplifier gain", IEEE Transactions on Circuits and Systems, SC-19(5), pp.571~574 (1987)[DOI]
- S. -Y. Chin, "A CMOS RatioIndependent and Gain-Insensitive Algorithmic Analog-to-Digital converter", IEEE Journal of Solid-State Circuits, 31(8), pp.1201~1207 (1996)[DOI]
- S. Baswa, "Low-voltage micropower super class AB CMOS OTA", Electron. Lett, 40, pp.216~217 (2004)[DOI]
- S. -Y. Chin, "The Flipped Voltage Follower: A Useful Cell for Low-Voltage LowPower Circuit Design", IEEE Transactions on Circuits and Systems- I：Regular Papers, 52(7), pp.1276~1291 (2005)[DOI]
- T. B. Cho, "A 10 b, 20Msample", s, 35mW pipeline A, IEEE Journal of Solid-State Circuits, pp.1995, 30(3)[DOI]