실리콘 나노시트 피드백 전계효과 트랜지스터의준비휘발성 메모리 특성 연구

키워드

참고문헌 (18)

1. Sparsh Mittal, "A Survey of ReRAM-Based Architectures for Processing-In-Memory and Neural Networks", Machine Learning and Knowledge Extraction, 1(1), pp.75~114 (2018), MDPI AG[DOI]
2. T. P. Xiao, "Analog architectures for neural network acceleration based on nonvolatile memory", plied Physics Reviews, 7(3) (2020)[DOI]
3. Jong Hyeok Oh, "Investigation of Monolithic 3D Integrated Circuit Inverter with Feedback Field Effect Transistors Using TCAD Simulation", Micromachines, 11(9), pp.852~ (2020), MDPI AG[DOI]
4. Eunwoo Baek, "Universal logic-in-memory cell enabling all basic Boolean algebra logic", Scientific Reports, 12(1) (2022), Springer Science and Business Media LLC[DOI]
5. Minsuk Kim, "Steep switching characteristics of single-gated feedback field-effect transistors", Nanotechnology, 28(5), pp.055205~ (2016), IOP Publishing[DOI]
6. J. Cho, "Static random access memory characteristics of single-gated feedback field-effect transistors", IEEE Transactions on Electron Devices, 66(1), pp.413~419 (2018)[DOI]
7. Doohyeok Lim, "Quasi‐Nonvolatile Silicon Memory Device", Advanced Materials Technologies, 5(12), pp.2000915~ (2020), Wiley[DOI]
8. Juhee Jeon, "Logic and memory functions of an inverter comprising reconfigurable double gated feedback field effect transistors", Scientific Reports, 12(1), pp.12534~ (2022), Springer Science and Business Media LLC[DOI]
9. Yongwoo Lee, "Design study of the gate-all-around silicon nanosheet MOSFETs", Semiconductor Science and Technology, 35(3), pp.03LT01~ (2020), IOP Publishing[DOI]
10. Fei Zhao, "Hybrid integrated Si nanosheet GAA-FET and stacked SiGe", Si FinFET using selective channel release strategy, 2023, pp.275, 111993~[DOI]
11. R.M.Y. Ng, "Vertically Stacked Silicon Nanowire Transistors Fabricated by Inductive Plasma Etching and Stress-Limited Oxidation", IEEE Electron Device Letters, 30(5), pp.520~522 (2009), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
12. Dong-Il Moon, "Investigation of Silicon Nanowire Gate-All-Around Junctionless Transistors Built on a Bulk Substrate", IEEE Transactions on Electron Devices, 60(4), pp.1355~1360 (2013), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
13. C. T. Black, "Self-aligned self assembly of multi-nanowire silicon field effect transistors", Applied Physics Letters, 87(16) (2005), AIP Publishing
14. F.H. Dill, "Characterization of positive photoresist", IEEE Transactions on Electron Devices, 22(7), pp.445~452 (1975), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
15. Yong Luo, "Large-area long-range ordered anisotropic magnetic nanostructure fabrication by photolithography", Nanotechnology, 17(19), pp.4909~4911 (2006), IOP Publishing[DOI]
16. T. Adam, "The effect of exposure time and development time on photoresist thin film in Micro", Nano structure formation, 2012 (2012), 107~110
17. David B. Miller, "Super-resolved critical dimensions in far-field I-line photolithography", Journal of Micro, 2019, pp.18(01), 1~[DOI]
18. Yunwoo Shin, "Logic‐In‐Memory Characteristics of Reconfigurable Feedback Field‐Effect Transistors with Double‐Gated Structure", Advanced Electronic Materials, 9(8), pp.2300132~ (2023), Wiley[DOI]

관련 논문AI추천