본문 바로가기
KERD
논문KCI 등재

A 33.3% Power Efficiency RF Energy Harvester with -25dBm Sensitivity using Threshold Compensation Scheme

0

조회

0

다운로드

1

인용

0

참고문헌

초록

This paper presents an ultra-low power RF-DC voltage multiplier using auxiliary transistors block to dynamically control the threshold voltage of the main chain transistors. The proposed scheme enhances the forward conduction current and reduces the reverse current by controlling the gate to source voltage of the main chain transistors. The proposed 5-stage scheme attains maximum post-layout simulated power conversion efficiency (PCE) of 33.3% at -16dBm input level and delivers 2.63 V output DC voltage to 1MΩ load. The proposed RF-DC voltage multiplier has been designed in a standard 180 nm CMOS technology.

Abstract

This paper presents an ultra-low power RF-DC voltage multiplier using auxiliary transistors block to dynamically control the threshold voltage of the main chain transistors. The proposed scheme enhances the forward conduction current and reduces the reverse current by controlling the gate to source voltage of the main chain transistors. The proposed 5-stage scheme attains maximum post-layout simulated power conversion efficiency (PCE) of 33.3% at -16dBm input level and delivers 2.63 V output DC voltage to 1MΩ load. The proposed RF-DC voltage multiplier has been designed in a standard 180 nm CMOS technology.

참고문헌 (13)

  1. K. Finkenzeller, "Fundamental And Applications In Contactless Smart Cards And Identification, RFID Handbook" (2003), Wiley
  2. U. Karthaus, "Fully integrated passive UHF RFID transponder IC with 16. 7-μW minimum RF input power", Journal of Solid-State Circuits, IEEE, 38(10), pp.1602~1608 (2003)
  3. B. Li, "An antenna co-design dual band RF energy harvester", Transactions on Circuits and System. I, IEEE, 60(12), pp.3256~3266 (2013)
  4. J. Shin, "A new charge pump without degradation in threshold voltage due to body effect", Journal of Solid State Circuits, IEEE, 35(8), pp.1227~1230 (2000)
  5. M. Stoopman, "Co design of a CMOS rectifier and small loop antenna for highly sensitive RF energy harvesting", Journal of Solid State Circuits, IEEE, 49(3), pp.622~634 (2014)
  6. S. Scorcioni, "A reconfigurable differential CMOS RF energy scavenger with 60% peak efficiency and 21 dBm sensitivity", Microwave Wireless Components Letter, IEEE, 23(3), pp.155~157 (2013)
  7. K. H. Choi, "Floating well charge pump circuits for sub 2.0 V single power supply flash memories", VLSI circuits, 1997. Digest of Technical Papers, Symposium, pp.61~62 (1997)
  8. T. Umeda, "A 950 MHz rectifier circuit for sensor networks with 10 m distance", Solid State circuit, 2005. Digest of Technical Papers. ISSCC 2005. IEEE internati, 1(14), pp.256~597 (2005)
  9. Z. Hamed, "Hybrid forward and backward thre shold compensation RF DC power converter for RF energy harvesting", Journal on Emerging and Selected Topics in Circuits and Systems, IEEE, 4(3), pp.335~343 (2014)
  10. H. M. Lee, "An integrated power efficient active rectifier w ith offset controlled high speed comparators for inductively powered applications", Transaction on Circuits and System. I, IEEE, 58(8), pp.1749~1759 (2011)
  11. H. Nakamoto, "A passive UHF RF identification CMOS tag IC using Ferroelectric RAM in 0. 35 μm technology", Journal of Solid State Circuits, IEEE, 42(1), pp.101~110 (2007)
  12. Shailesh Singh Chouhan, "Internal Vth Cancellation scheme for RF to DC rectifiers used in RF Energy Harvesting", IEEE (2014)
  13. K. Kotani, "High efficiency CMOS rectifier circuit with Self Vth Cancellation and power regulati on functions for UHF RFIDs", Solid State Circuits, 2007. IEEE Asian Conference, pp.119~122 (2007)

관련 논문AI추천

이 간행물의 다른 논문 (5건)