본문 바로가기
KERD
논문KCI 등재

Development of an Ultra-Slim System in Package (SiP)

0

조회

0

다운로드

0

인용

0

참고문헌

키워드

주제분류재료공학

초록

This paper reviews the current development of an ultra-slim SiP for Radio Frequency (RF) application, in which three flip chips, additional passive components and Surface Acoustic Wave (SAW) filters are integrated side-by-side. A systematic investigation is carried out for the design optimization, process and reliability improvement of the package, which comprises several aspects: a design study based on the 3D thermo-mechanical finite element analysis of the packaging, the determination of stress, warpage distribution, critical failure zones, and the figuration of the effects of material properties, process conditions on the reliability of package. The optimized material sets for manufacturing process were determined which can reduce the number of testing samples from 75 to 2. In addition the molded underfilling (MUF) process is proposed which not only saves one manufacturing process, but also improves the thermo-mechanical performance of the package compared with conventional epoxy underfilling process. In the end, JEDEC's moisture sensitivity test, thermal cycle test and pressure cooker tests have also been carried out for reliability evaluation. The test results show that the optimized ultra-slim SiP has a good reliability performance.

Abstract

This paper reviews the current development of an ultra-slim SiP for Radio Frequency (RF) application, in which three flip chips, additional passive components and Surface Acoustic Wave (SAW) filters are integrated side-by-side. A systematic investigation is carried out for the design optimization, process and reliability improvement of the package, which comprises several aspects: a design study based on the 3D thermo-mechanical finite element analysis of the packaging, the determination of stress, warpage distribution, critical failure zones, and the figuration of the effects of material properties, process conditions on the reliability of package. The optimized material sets for manufacturing process were determined which can reduce the number of testing samples from 75 to 2. In addition the molded underfilling (MUF) process is proposed which not only saves one manufacturing process, but also improves the thermo-mechanical performance of the package compared with conventional epoxy underfilling process. In the end, JEDEC's moisture sensitivity test, thermal cycle test and pressure cooker tests have also been carried out for reliability evaluation. The test results show that the optimized ultra-slim SiP has a good reliability performance.

참고문헌 (28)

  1. R.R. Tummala, "Foundamentals of Microsystems Packaging" (2001), McGraw-Hill
  2. E.J. Vardaman, "System in Package, the New Wave in 3D Packaging" (2005), Tech- Search International
  3. L.L.W. Leung, "System-in-Package (SiP) design: Issues, approaches and solutions", EMAP2006, pp.488~492 (2006)
  4. J. Priest, "Design optimization of a high performance FCAMP package for manufacturability and reliability", ECTC 2005, pp.1497~1501 (2005)
  5. S. Stoukatch, "3D-SiP integration for autonomous sensor nodes", ECTC2006, pp.404~408 (2006)
  6. R. Kapoor, "Package design optimization for stacked die BGA package", IEEE, 2004, ~
  7. R. Ghaffarian, "Thermo-cycle reliability and failure mechanism of CCGA and PBGA assemblies with and without corner staking", ECTC2005, pp.391~398 (2005)
  8. N. Khan, "Development of 3D stack package using silicon interposer for high power application", ECTC2006, pp.756~760 (2006)
  9. V. Fiori, "Advanced reliability modeling of interconnection in FCBGA package", ECTC2006, pp.964~971 (2006)
  10. X.R. Zhang, "Comprehensive hygro-thermomechanical modeling and testing of stacked die BGA module with molded underfill", ECTC2005, pp.196~200 (2005)
  11. J. Kim, "Multi-flip chip on lead frame overmolded IC package: a novel packaging design to achieve high performance and cost effective module package", ECTC 2005, pp.1819~1821 (2005)
  12. J. Laehteenmaeki, "The design of miniature 3D RF module", ECTC2005, pp.814~817 (2005)
  13. M. Maetysalo, "Embedded RF balun for 3D system-in-package solutions", ECTC 2005, pp.513~517 (2005)
  14. G. Chen, "Finite element analysis of fleXBGA reliability", Solder and Surface Mount Technology, 18(2), pp.46~52 (2006)
  15. H. Jiun, "Some Aspects of Materials Selection and Overhang Die Bonding for Multichip Module GFN Package", EMAP2004, pp.301~308 (2004)
  16. S. Yi, "Study of Low-modulus die Attach Adhesives and Molding Componds on Warpage and Damage of PBGA", ECTC2006, pp.939~945 (2006)
  17. J. Lu, "The impact of underfill properties on the thermomechanical reliability of FCOB assembly", Soldering & Surface Mount Technology, pp.37~41 (2003)
  18. T.H. Wang, "Effect of underfill thermomechanical properties on fatigue life prediction of flip-chip BGA", EMAP2003, pp.196~202 (2003)
  19. A.A.O. Tay, "Numerical simulation of the flip-chip underfilling process", ECTC1997, pp.263~269 (1997)
  20. "Abaqus User Manual v6.6", ~ (2006)
  21. K. Gilleo, "High Density Interconnection", ~ (2000)
  22. T. Braun, "Encapsulant Characterization - Valuable Tools for Process Setup and Failure Analysis", Proc. 8th Int. Advanced Packaging Materials Symp, pp.151~159 (2002)
  23. F. Liu, "Characterization of molded underfill material for flip chip ball grid array packages", ECTC2001, pp.288~292 (2001)
  24. L.P. Rector, "On the performance of epoxy molding compounds for flip chip transfer molding encapsulation", IMAPS 2000, pp.760~766 (2000)
  25. Z.Q. Zhang, "Recent Advances in Flip- Chip Underfill: Materials, Process and Reliability", IEEE Transactions on advanced packaging, 27(3), pp.515~524 (2004)
  26. K.C. Chen, "Novel packaging structures, encapsulation processes and materials for matrix-array over-molded flip chip CSP", EPTC2003, pp.141~144 (2004)
  27. Z. Zhang, "Modeling of the Curing Kinetics of No-Flow Underfill in Flip-Chip Applications", IEEE Transactions on Components and Packaging Technologies, 27(2), pp.383~390 (2004)
  28. R. Ghaffarian, "Thermal cycle reliability of PBGA", CCGA 717 I, ECTC2006, pp.2006[DOI]

관련 논문AI추천

Impact of Copper Densities of Substrate Layers on the Warpage of IC Packages김광, 구성모, 안병훈, 채명수, Eric Ouyang, Seng Guan Chow한국마이크로전자및패키징학회 · 마이크로전자 및 패키징학회지2013 · 제20권 제4호Leadframe SiP with Conformal Shield강대병, 김병진, 김진영, 문대호, 손용호, 심기동, 윤주훈, 홍성준한국마이크로전자및패키징학회 · 마이크로전자 및 패키징학회지2016 · 제23권 제4호Double Side SMT and Molding Process Development for mPossum Package강대병, 김병진, 김선중, 김진영, 김충회, 류동수, 윤주훈, 이영우, 이재웅, 정규익, 조은나라한국마이크로전자및패키징학회 · 마이크로전자 및 패키징학회지2016 · 제23권 제4호Effect of Localized Recrystallization Distribution on Edgebond and Underfilm Applied Wafer-level Chip-scale Package Thermal Cycling Performance이태규한국마이크로전자및패키징학회 · 마이크로전자 및 패키징학회지2015 · 제22권 제1호Development of High-Quality LTCC Solenoid Inductor using Solder ball and Air Cavity for 3-D SiP김성찬, 이종현, Hyun-Cheol Bae, Jong-Tae Moon, Kwang-Seong Choi, Yong-Sung Eom한국마이크로전자및패키징학회 · 마이크로전자 및 패키징학회지2009 · 제16권 제4호Study on the Nonlinear Characteristic Effects of Dielectric on Warpage of Flip Chip BGA Substrate조승현한국마이크로전자및패키징학회 · 마이크로전자 및 패키징학회지2013 · 제20권 제2호

이 간행물의 다른 논문 (9건)