가변 오프셋을 이용한 낸드 플래시 메모리의 블록 단위 매핑 기법
Block Unit Mapping Technique of NAND Flash Memory Using Variable Offset
2
조회
0
다운로드
1
인용
0
참고문헌
키워드
초록
In this paper, we propose a block mapping technique applicable to NAND flash memory. In order to use the NAND flash memory with the operating system and the file system developed on the basis of the hard disk which is mainly used in the general PC field, it is necessary to use the system software known as the FTL (Flash Translation Layer). FTL overcomes the disadvantage of not being able to overwrite data by using the address mapping table and solves the additional features caused by the physical structure of NAND flash memory. In this paper, we propose a new mapping method based on the block mapping method for efficient use of the NAND flash memory. In the case of the proposed technique, the data modification operation is processed by using a blank page in the existing block without using an additional block for the data modification operation, thereby minimizing the block unit deletion operation in the merging operation. Also, the frequency of occurrence of the sequential write request and random write request Accordingly, by optimally adjusting the ratio of pages for recording data in a block and pages for recording data requested for modification, it is possible to optimize sequential writing and random writing by maximizing the utilization of pages in a block.
Abstract
In this paper, we propose a block mapping technique applicable to NAND flash memory. In order to use the NAND flash memory with the operating system and the file system developed on the basis of the hard disk which is mainly used in the general PC field, it is necessary to use the system software known as the FTL (Flash Translation Layer). FTL overcomes the disadvantage of not being able to overwrite data by using the address mapping table and solves the additional features caused by the physical structure of NAND flash memory. In this paper, we propose a new mapping method based on the block mapping method for efficient use of the NAND flash memory. In the case of the proposed technique, the data modification operation is processed by using a blank page in the existing block without using an additional block for the data modification operation, thereby minimizing the block unit deletion operation in the merging operation. Also, the frequency of occurrence of the sequential write request and random write request Accordingly, by optimally adjusting the ratio of pages for recording data in a block and pages for recording data requested for modification, it is possible to optimize sequential writing and random writing by maximizing the utilization of pages in a block.
참고문헌 (15)
- "Gartner"[URL]
- Sang Oh Park, "An efficient file system for large-capacity storage with multiple NAND flash memories", IEEE International Conference on Consumer Electronics (ICCE) (2011)
- 이 용 주, "고성능 대용량 플래시 메모리 저장장치의 효과적인매핑정보 캐싱을 위한 적응적 매핑정보 관리기법", 전자공학회논문지, 50(3), pp.78~88 (2013), 대한전자공학회
- Novotný R, "NAND Flash Memory Organization and Operations", JITSE, 5(1) (2015)
- Yoshiki Takai, "Analysis on Heterogeneous SSD Configuration with Quadruple-Level Cell (QLC) NAND Flash Memory", IEEE 11th International Memory Workshop (IMW) (2019)
- Yoshiki Takai, "Analysis on Heterogeneous SSD Configuration with Quadruple-Level Cell (QLC) NAND Flash Memory", 2019 IEEE 11th International Memory Workshop (IMW) (2019)
- Feng Chen, "Software Support Inside and Outside Solid-State Devices for High Performance and High Efficiency", Proceedings of the IEEE, 105(9) (2017)
- A. Gupta, "DFTL: A Flash Translation Layer Employing Demand-based Selective Caching of Page-Level Address Mappings", Proc. of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (2009)
- D. Ma, "LazyFTL: A Page-level Flash Translation Layer Optimized for NAND Flash Memory", Proc. of the 2011 ACM SIGMOD International Conference on Management of Data (2011)
- Jiang, and Song, "S-ftl: An efficient address translation for flash memory by exploiting spatial locality", Mass Storage Systems and Technologies (MSST), IEEE 27th Symposium on (2011), IEEE
- J. Kim, "A space-efficient flash translation layer for compact flash systems", Consumer Electronics, IEEE Transactions on, 48, pp.366~375 (2002)
- S.-W. Lee, "A log buffer-based flash translation layer using fully-associative sector translation", ACM Trans. Embed. Comput. Syst, 6(3), pp.18~ (2007)
- Dawoon Jung, "Superblock FTL: A superblock-based flash translation layer with a hybrid address translation scheme", ACM Transactions on Embedded Computing Systems (TECS) TECS Homepage archive, 9(4) (2010)
- Youngjae Kim, "FlashSim: A Simulator for NAND Flash-Based Solid-State Drives", IEEE Xplore 09 (2009)
- Giuliano Casale, "A Model of Storage I", O Performance Interference in Virtualized Syste, 2011, ~