2WPR : 플래시 메모리 시스템에서 쓰기 연산 감소를 위한 참조 가능성 기반 디스크 버퍼 교체 알고리즘
2WPR: Disk Buffer Replacement Algorithm Based on the Probability of Reference to Reduce the Number of Writes in Flash Memory
0
조회
0
다운로드
2
인용
0
참고문헌
키워드
초록
본 논문에서는 향상된 히트율과 더 적은 낸드 플래시 메모리 쓰기 연산을 할당하는 디스크 버퍼 교체 정책을 소개한다. 플래시 메모리는 높은 집적도, 높은 신뢰성 및 비휘발성이라는 특징을가지고 있어 최근 많은 곳에서 사용되고 있다. 하지만 삭제 이후 쓰기 연산 문제, 비대칭적인 연산 속도와 짧은 수명 등의 한계점도 가지고 있다. 이런 문제를 개선하기 위해 본 논문에서는2WPR 정책을 소개한다. 2WPR 정책은 디스크 버퍼의 각 페이지마다 이후 재참조될 가능성, 각지역성 및 쓰기 연산에 대한 가중치 분석을 통해 교체할 페이지를 선택한다. 제안된 새로운 정책은 기존 디스크 버퍼 관리 정책에 비해 히트율을 최대 10%까지 향상시킬 수 있으며 플래시 메모리에 대한 쓰기 연산을 최대 5%까지 감소시킬 수 있었다.
Abstract
In this paper, we propose an efficient disk buffer replacement policy which improves hit ratio and reduces writing operations of flash based storages. The flash based storage has many advantages, including a small form factor, non-volatility and high reliability, but there are problems caused by own limitations, like not-in-place update, short life cycle and asymmetric I/O latencies. To redeem these problems, this paper proposes the write weighted probability of reference(2WPR) policy. 2WPR policy predicts re-referencing probability and calculates localities of each page. Furthermore, by weighting write operations to every pages, 2WPR can reduce write operations to flash based storage. In addition, we can improve the performance with higher hit ratio and reduce the number of write operations and consequently shorten the latencies of each operation. The results show that our policy provides improvements of up to 10% for the hit ratio with the reduction of up to 5% for the flash writing operation compared with other policies.
참고문헌 (16)
- R. Caceres, "Operating system implications of solid-state mobile computers", Proceedings of IEEE 4th Workshop on Workstation Operating Systems. WWOS-III, pp.21~27 (1993)
- Lawton, George, "Improved flash memory grows in popularity", Computer, 39(1), pp.16~18 (2006)
- Kim, Han-joon, "A new flash memory management for flash storage system", Proceedings. Twenty-Third Annual International Computer Software and Applications Conference, pp.248~289 (1999)
- Dong, Xiangyu, "Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 31(7), pp.994~1007 (2012)
- Saxena, Mohit, "FlashVM : Virtual Memory Management on Flash", USENIX Annual Technical Conference (2010)
- Xie, Yuan, "Emerging Memory Technologies : Design, Architecture, and Applications", pp.15~50 (2013)
- Yang, Ming-Chang, "New ERA: New efficient reliability-aware wear leveling for endurance enhancement of flash storage devices", 2013 50th ACM, IEEE Design Automation Conference (DAC), pp.2013[DOI]
- Hong, Seongcheol, "NAND flash-based disk cache using SLC", MLC combined flash memory, Os, pp.2010 (2010)[DOI]
- Karmakar, Supriya, "Quantum dot gate non-volatile memory as single level cell (SLC), multi-level cell (MLC) and triple level cell (TLC)", 2018 IEEE Long Island Systems, Applications and Technology Conference (LISAT), pp.1~5 (2018)
- Bennett, Sorcha, "The Characterisation of TLC NAND Flash Memory, Leading to a Definable Endurance", Retention Trade-Off, 2016, pp.10, 716~723
- Panagakis, Antonis, "Approximate analysis of LRU in the case of short term correlations", Computer Networks, 52(6), pp.1142~1152 (2008)
- Park, Seon-yeong, "CFLRU: a replacement algorithm for flash memory", Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, pp.234~241 (2006)
- Nicola, Victor F, "Analysis of the generalized clock buffer replacement scheme for database transaction processing", 20(1), pp.35~46 (1992)
- Cui, Jinhua, "PT-LRU : a probabilistic page replacement algorithm for NAND flash-based consumer electronics", IEEE Transactions on Consumer Electronics, 60(4), pp.614~622 (2014)
- Yuan, Youwei, "DPW-LRU : An Efficient Buffer Management Policy Based on Dynamic Page Weight for Flash Memory in Cyber-Physical Systems", IEEE Access, 7, pp.58810~58821 (2019)
- Du, Chenjie, "VBBMS : A Novel Buffer Management Strategy for NAND Flash Storage Devices", IEEE Transactions on Consumer Electronics, 65(2), pp.134~141 (2019)