WAP-LRU : 플래시 스토리지 시스템에서 쓰기 패턴 분석 기반의 하이브리드 디스크 버퍼 관리 기법
WAP-LRU: Write Pattern Analysis Based Hybrid DiskBuffer Management in Flash Storage Systems
0
조회
0
다운로드
1
인용
0
참고문헌
키워드
초록
NAND flash memories have the advantages of fast access speed, high density and low power consumption, thus they have increasing demand in embedded system and mobile environment. Despite the low power and fast speed gains of NAND flash memory, DRAM disk buffers were used because of the performance load and limited durability of NAND flash cell. However, DRAM disk buffers are not suitable for limited energy environments due to their high static energy consumption. In this paper, we propose WAP-LRU (Write pattern Analysis based Placement by LRU) hybrid disk buffer management policy. Our policy designates the buffer location in the hybrid memory by analyzing write pattern of the workloads to check the continuity of the page operations. In our simulation, WAP-LRU increased the lifetime of NAND flash memory by reducing the number of garbage collections by 63.1% on average. In addition, energy consumption is reduced by an average of 53.4% compared to DRAM disk buffers.
Abstract
NAND flash memories have the advantages of fast access speed, high density and low power consumption, thus they have increasing demand in embedded system and mobile environment. Despite the low power and fast speed gains of NAND flash memory, DRAM disk buffers were used because of the performance load and limited durability of NAND flash cell. However, DRAM disk buffers are not suitable for limited energy environments due to their high static energy consumption. In this paper, we propose WAP-LRU (Write pattern Analysis based Placement by LRU) hybrid disk buffer management policy. Our policy designates the buffer location in the hybrid memory by analyzing write pattern of the workloads to check the continuity of the page operations. In our simulation, WAP-LRU increased the lifetime of NAND flash memory by reducing the number of garbage collections by 63.1% on average. In addition, energy consumption is reduced by an average of 53.4% compared to DRAM disk buffers.
참고문헌 (13)
- H. Kim, "A New Flash Memory Management for Flash Storage System", Proceedings of Computer Software and Applications Conference, pp.284~289 (1999)
- H. Jo, "FAB: Flash Aware Buffer Management Policy for Portable Media Players", IEEE Transactions on Consumer Electronics, 52(2), pp.485~493 (2006)[DOI]
- B. Debnath, "Large Block CLOCK (LB-CLOCK): A Write Caching Algorithm for Solid State Disks", Proceedings of Modeling, Analysis and Simulation of Computer and Telecommunication Systems, pp.1~9 (2009)
- 이소윤, "PCM과 DRAM의 혼합형 메모리 환경을 위한 페이지 교체 기법 설계", 정보과학회논문지 : 시스템 및 이론, 39(2), pp.111~118 (2012), 한국정보과학회[DOI]
- Q. Wei, "CBM: A Cooperative Buffer Management for SSD", Proceedings of Mass Storage Systems and Technologies, pp.1~12 (2014)
- D. Kang, "CLOCKDNV: A Write Buffer Algorithm for Flash Storage Devices of Consumer Electronics", IEEE Transactions Consumer Electronics, 63(1), pp.85~91 (2017)[DOI]
- Z. Sun, "Multi Retention Level STT-RAM Cache Designs With a Dynamic Refresh Scheme", Proceedings of Microarchitecture, pp.328~338 (2011)
- X. Dong, "NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory", Proceedings of Emerging Memory Technologies, pp.15~50 (2014)
- M.K. Qureshi, "Scalable High Performance Main Memory System Using Phase-Change Memory Technology", Proceedings of ACM SIGARCH Computer Architecture, pp.24~33 (2009)
- S. Pelley, "Storage Management in the NVRAM Era", Proceedings of the VLDB Endowment, 7(2), pp.121~132 (2013)[DOI]
- Yuan Xie, "Emerging Memory Technologies Design, Architecture and Applications" (2014), Springer
- "Stanford Memory Trends"[URL]
- N. Agrawal, "Design tradeoffs for SSD performance", Proceedings of USENIX Annual Technical Conference on Annual Technical Conference, 57, pp.57~70 (2008)