Linearity improvement of UltraScale+ FPGA-based time-to-digital converter
1
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
Time-to-digital converters (TDCs) based on the tapped delay line (TDL) architecture have been widely used in various applications requiring a precise time measurement. However, the poor uniformity of the propagation delays in the TDL implemented on FPGA leads to bubble error and large nonlinearity of the TDC. The purpose of this study was to develop an advanced TDC architecture capable of minimizing the bubble errors and improving the linearity. To remove the bubble errors, the decimated delay line (DDL) architecture was implemented on the UltraScale þ FPGA; meanwhile, to improve the linearity of the TDC, a histogram uniformization (HU) and multi-chain TDL (MCT) methods were developed and implemented on the FPGA. The integral nonlinearities (INLs) and differential nonlinearities (DNLs) of the plain TDCs with the ‘HU method’ (HU TDC) and with ‘both HU and MCT methods’ (HU-MCT TDC) were measured and compared to those of the TDC with ‘DDL alone’ (plain TDC). The linearity of HU-MCT TDC were superior to those of the plain TDC and HU TDC. The experiment results indicated that HU-MCT TDC developed in this study was useful for improving the linearity of the TDC, which allowed for high timing resolution to be achieved.
Abstract
Time-to-digital converters (TDCs) based on the tapped delay line (TDL) architecture have been widely used in various applications requiring a precise time measurement. However, the poor uniformity of the propagation delays in the TDL implemented on FPGA leads to bubble error and large nonlinearity of the TDC. The purpose of this study was to develop an advanced TDC architecture capable of minimizing the bubble errors and improving the linearity. To remove the bubble errors, the decimated delay line (DDL) architecture was implemented on the UltraScale þ FPGA; meanwhile, to improve the linearity of the TDC, a histogram uniformization (HU) and multi-chain TDL (MCT) methods were developed and implemented on the FPGA. The integral nonlinearities (INLs) and differential nonlinearities (DNLs) of the plain TDCs with the ‘HU method’ (HU TDC) and with ‘both HU and MCT methods’ (HU-MCT TDC) were measured and compared to those of the TDC with ‘DDL alone’ (plain TDC). The linearity of HU-MCT TDC were superior to those of the plain TDC and HU TDC. The experiment results indicated that HU-MCT TDC developed in this study was useful for improving the linearity of the TDC, which allowed for high timing resolution to be achieved.
참고문헌 (30)
- B. K. Swann, "A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications", IEEE J. Solid State Circ, 39, pp.1839~1852 (2004)
- A. S. Yousif, "A fine resolution TDC architecture for next generation PET imaging", IEEE Trans. Nucl. Sci, 54, pp.1574~1582 (2007)
- G. Sportelli, "Reprogrammable acquisition architecture for dedicated positron emission tomography", IEEE Trans. Nucl. Sci, 58, pp.695~702 (2011)
- J. Y. Won, "Highly integrated FPGA-only signal digitization method using single-ended memory interface input receivers for time-of-flight PET detectors", IEEE Trans. Biomed. Circuits Syst, 12, pp.1401~1409 (2018)
- E. Venialgo, "Toward a full-flexible and fast-prototyping TOFPET block detector based on TDC-on-FPGA", IEEE Trans. Radiat. Plasma Med. Sci, 3, pp.538~548 (2019)
- D. Tyndall, "A high-throughput time-resolved mini-silicon photomultiplier with embedded fluorescence lifetime estimation in 0. 13 mm CMOS", IEEE Trans. Biomed. Circuits Syst, 6, pp.562~570 (2012)
- H. Wang, "Instrument for real-time measurement of low turbidity by using time-correlated single photon counting technique", IEEE Trans. Instrum. Meas, 64, pp.1075~1083 (2015)
- K. Maatta, "A high-precision time-to-digital converter for pulsed time-of-flight laser radar applications", IEEE Trans. Instrum. Meas, 47, pp.521~536 (1998)
- J. P. Jansson, "A multichannel high-precision CMOS time-to-digital converter for laser-scanner-based perception systems", IEEE Trans. Instrum. Meas, 61, pp.2581~2590 (2012)
- C. Liu, "A 128-channel, 710 M samples", second, and less than 10 ps RMS resolution time-to-digital converter implemented in a kintex-7 FPGA, 2015, pp.62, 773~783
- J. Y. Won, "Time-to-digital converter using a tuned-delay line evaluated in 28-, 40-, and 45-nm FPGAs", IEEE Trans. Instrum. Meas, 65, pp.1678~1689 (2016)
- J. Zheng, "Low-cost FPGA TDC with high resolution and density", IEEE Trans. Nucl. Sci, 64, pp.1401~1408 (2017)
- H. Xia, "A 6.6 ps RMS resolution time-to-digital converter using interleaved sampling method in a 28 nm FPGA", Rev. Sci. Instrum, 90 (2019)
- Y. Wang, "A 3. 9 ps time-interval RMS precision time-to-digital converter using a dual-sampling method in an UltraScale FPGA", IEEE Trans. Nucl. Sci, 63, pp.2617~2621 (2016)
- Y. Wang, "A 4. 2 ps time-interval RMS resolution time-to-digital converter using a bin decimation method in an UltraScale FPGA", IEEE Trans. Nucl. Sci, 63, pp.2632~2638 (2016)
- N. Lusardi, "Very high-performance 24-channels time-to-digital converter in Xilinx 20-nm kintex UltraScale FPGA", IEEE Nuclear Science Symposium (NSS) and Medical Imaging Conference (MIC) (2019)
- Y. Wang, "A multi-chain merged tapped delay line for high precision time-to-digital converters in FPGAs", IEEE Trans. Circuits Syst. II-Express Briefs, 65, pp.96~100 (2018)
- M. W. Fishburn, "A 19.6 ps, FPGA-based TDC with multiple channels for open source applications", IEEE Trans. Nucl. Sci, 60, pp.2203~2208 (2013)
- J. Torres, "Time-to-digital converter based on FPGA with multiple channel capability", IEEE Trans. Nucl. Sci, 61, pp.107~114 (2014)
- J. Y. Won, "Dual-phase tappeddelay-line time-to-digital converter with on-the-fly calibration implemented in 40 nm FPGA", IEEE Trans. Biomed. Circuits Syst, 10, pp.231~242 (2016)
- J. Wu, "Several key issues on implementing delay line based TDCs using FPGAs", IEEE Trans. Nucl. Sci, 57, pp.1543~1548 (2010)
- E. Bayer, "A high-resolution (< 10 ps RMS) 48-channel time-todigital converter (TDC) implemented in a field programmable gate array (FPGA)", IEEE Trans. Nucl. Sci, 58, pp.1547~1552 (2011)
- X. Qin, "A 1. 15-ps bin size and 3. 5-ps single-shot precision time-to-digital converter with on-board offset correction in an FPGA", IEEE Trans. Nucl. Sci, 64, pp.2951~2957 (2017)
- C. Herve, "High resolution time-to-digital converter(TDC)implemented in field programmable gate array(FPGA)with compensated process voltage and temperature(PVT)variations", Nucl. Instrum. Methods Phys. Res, 682, pp.16~25 (2012)
- F. Garzetti, "Time-to-digital converter IP-core for FPGA at state of the art", IEEE Access, 9, pp.85515~85528 (2021)
- Y. Wang, "A 3. 9-ps RMS precision time-to-digital converter using ones-counter encoding scheme in a kintex-7 FPGA", IEEE Trans. Nucl. Sci, 64, pp.2713~2718 (2017)
- M.-A. Daigneault, "A novel 10 ps resolution TDC architecture implemented in a 130nm process FPGA", IEEE International NEWCAS Conference (2010)
- D. Chaberski, "Time-to-digital-converter based on multiple-tapped-delay-line", Measurement, 89, pp.87~96 (2016)
- N. Lusardi, "The role of sub-interpolation for delay-line time-to-digital converters in FPGA devices", Nucl. Instrum. Methods Phys. Res, 916, pp.204~214 (2019)
- S. Surti, "Update on latest advances in time-of-flight PET", Phys. Med, 80, pp.251~258 (2020)