System-on-Chip Single Event Effect hardening design and validation using proton irradiation
2
조회
0
다운로드
1
인용
0
참고문헌
키워드
초록
A multi-layer design is applied to mitigate single event effect (SEE) in a 28 nm System-on-Chip (SoC). It depends on asymmetric multiprocessing (AMP), redundancy and system watchdog. Irradiation tests utilized 70 and 90 MeV proton beams to examine its performance through comparative analysis. Via examining SEEs in on-chip memory (OCM), compared with the trial without applying the multi-layer design, the test results demonstrate that the adopted multi-layer design can effectively mitigate SEEs in the SoC.
Abstract
A multi-layer design is applied to mitigate single event effect (SEE) in a 28 nm System-on-Chip (SoC). It depends on asymmetric multiprocessing (AMP), redundancy and system watchdog. Irradiation tests utilized 70 and 90 MeV proton beams to examine its performance through comparative analysis. Via examining SEEs in on-chip memory (OCM), compared with the trial without applying the multi-layer design, the test results demonstrate that the adopted multi-layer design can effectively mitigate SEEs in the SoC.
참고문헌 (31)
- F. Wang, "Single event upset: an embedded tutorial", 21st International Conference on VLSI Design (2008)
- C. Peng, "Lowenergy proton-induced single event effect in NAND flash memories", Nucl. Instrum. Methods Phys. Res. A, 969, pp.164064~ (2020)
- M. Violante, "A low-cost solution for deploying processor cores in harsh environments", IEEE Trans. Ind. Electron, 58, pp.2617~2626 (2011)
- T.S. Nidhin, "Understanding radiation effects in SRAM-based fi eld programmable gate arrays for implementing instrumentation and control systems of nuclear power plants", Nuclear Engineering and Technology, 49(8), pp.1589~1599 (2017), 한국원자력학회
- H. Zheng, "The single-event effect evaluation technology for nano integrated circuits", J. Semiconductors, 36, pp.115002~ (2015)
- Weitao Yang, "Fault injection and failure analysis on Xilinx 16 nm FinFET Ultrascale+ MPSoC", Nuclear Engineering and Technology, 54(6), pp.2031~2036 (2022), 한국원자력학회[DOI]
- E. Simoen, "Radiation effects in advanced multiple gate and silicon-on-insulator transistors", IEEE Trans. Nucl. Sci, 60, pp.1970~1991 (2013)
- D. Y. W. Lin, "DAD-FF : hardening designs by delay-adjustable D-flipflop for soft-error-rate reduction", IEEE Trans. Very Large Scale Integr. (VLSI)Syst, 28, pp.1030~1042 (2020)
- L. A. Tambara, "Analyzing the impact of radiation-induced failures in programmable SoCs", IEEE Trans. Nucl. Sci, 63, pp.2217~2224 (2016)
- L. A. Tambara, "Analyzing reliability and performance trade-offs of HLS-based designs in SRAM-based FPGAs under soft errors", IEEE Trans. Nucl. Sci, 64, pp.874~881 (2017)
- M. Amrbar, "Heavy ion single event effects measurements of Xilinx Zynq-7000 FPGA", IEEE Radiat. Effects Data Workshop, REDW (2015)
- A. Stoddard, "High-speed PCAP configuration scrubbing on zynq-7000 all programmable SoCs", 2016 26th International Conference on Field Programmable Logic and Applications, FPL (2016)
- F. Benevenuti, "Comparative analysis of inference errors in a neural network implemented in SRAM-based FPGA induced by neutron irradiation and fault injection methods", 31st Symposium on Integrated Circuits and Systems Design, SBCCI (2018)
- O. O. Kibar, "Evaluating the impact of repetition, redundancy, scrubbing, and partitioning on 28-nm FPGA reliability through neutron testing", IEEE Trans. Nucl. Sci, 66, pp.248~254 (2019)
- X. Du, "Single event effects sensitivity of low energy proton in Xilinx Zynq-7010 system-onchip", Microelectron. Reliab, 71, pp.65~70 (2017)
- X. Du, "Analysis of sensitive blocks of soft errors in the Xilinx Zynq-7000 System-on-Chip", Nucl. Instrum. Methods Phys. Res. A, 940, pp.125~128 (2019)
- X. Du, "Soft error evaluation and vulnerability analysis in Xilinx Zynq-7010 system-on-chip", Nucl. Instrum. Methods Phys. Res. A, 831, pp.344~348 (2016)
- W. Yang, "Singleevent effects induced by medium-energy protons in 28 nm system-on-chip", Nucl. Sci. Tech, 30, pp.151~ (2019)
- W. Yang, "Atmospheric neutron single event effect test on Xilinx 28 nm system on chip at CSNS-BL09", Microelectron. Reliab, 99, pp.119~124 (2019)
- W. Yang, "Electron inducing soft errors in 28 nm system-on-Chip", Radiat. Eff. Defects Solids, 175, pp.745~754 (2020)
- W. Yang, "Microbeam heavyion single-event effect on Xilinx 28-nm system on chip", IEEE Trans. Nucl. Sci, 65, pp.545~549 (2018)
- W. Yang, "Preliminary single event effect distribution investigation on 28 nm SoC using heavy ion microbeam", Nucl. Instrum. Methods Phys. Res. B, 450, pp.323~326 (2019)
- Application Note Cortex-M33 Dual Core Lockstep, "ARM", ~ (2017)
- Simple AMP: Bare-Metal System Running on Both Cortex-A9 Processors, "Xilinx", ~, pp.XAPP1079 (v1.0.1) (2014)
- A. Oliveira, "Lockstep dual-core ARM A9:implementation and resilience analysis under heavy ion-induced soft errors", IEEE Trans. Nucl. Sci, 65, pp.1783~1790 (2018)
- Single Event Effects Mitigation Techniques Report, , ~, pp.DOT (2016), FAA[DOI]
- Zynq-7000 All Programmable SoC Technical Reference Manual, "Xilinx, Inc.", ~, pp.UG585(v1.10) (2015)
- "DS190 (v1.11.1), Zynq-7000 SoC Data Sheet: Overview", ~ (2018)
- F. Zhang, "Study on experimental ability of 100 MeV proton single event effect test facility in China institute of atomic energy", At. Energy Sci. Technol, 52, pp.2101~2105 (2018)
- J. Han, "Design of 100-MeV proton beam spreading scheme with double-ring double scattering method", Acta Physica Sinica, 68, pp.054104~ (2019)
- A.B. de Oliveira, "Applying lockstep in dual-core ARM Cortex-A9 to mitigate radiation-induced soft errors", 2017 IEEE 8th Latin American Symposium on Circuits & Systems, LASCAS (2017)
