Study on the Performance Evaluation and Analysis of Mobile Cache Memory
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
In this paper, we analyze the characteristics of mobile cache, which is used to improve the data access speed when executing applications on mobile devices, and verify the importance of mobile cache through a cache data access experiment. The mobile device market has grown at a fast pace over the past decade; however, battery limitations and size, price considerations restrict the usage of fast hardware. Thus, their performance are supplemented by using a memory buffer structure such as the cache memory. The analysis mainly focuses on cache size, hierarchical structure of cache, cache replacement policy, and the effect these features has on mobile performance. For the experimental data, we applied a data set from a microprocessor system study, originally used to test the cache performance. In the experimental results, the average data access speed on a mobile device showed a performance improvement of up to 10 times with the presence of cache memory than without. Accordingly, the cache memory was helpful for the performance improvement of a mobile device when the specifications were identical.
Abstract
In this paper, we analyze the characteristics of mobile cache, which is used to improve the data access speed when executing applications on mobile devices, and verify the importance of mobile cache through a cache data access experiment. The mobile device market has grown at a fast pace over the past decade; however, battery limitations and size, price considerations restrict the usage of fast hardware. Thus, their performance are supplemented by using a memory buffer structure such as the cache memory. The analysis mainly focuses on cache size, hierarchical structure of cache, cache replacement policy, and the effect these features has on mobile performance. For the experimental data, we applied a data set from a microprocessor system study, originally used to test the cache performance. In the experimental results, the average data access speed on a mobile device showed a performance improvement of up to 10 times with the presence of cache memory than without. Accordingly, the cache memory was helpful for the performance improvement of a mobile device when the specifications were identical.
참고문헌 (23)
- A. Gutierrez, "Full-system analysis and character ization of interactive smartphone applications", IEEE International Symposium on Workload Characterization, In Proceedings of the 2011 IEEE International Symposium on Workload Characterizat ion, (11), pp.81~90 (2011)
- Tae-Young Oh, "A 3.2 Gbps", pin 8 Gbit 1.0 V LPDDR4 SDRAM With Integrated ECC Engine for Sub-1 V DRAM Core Operation, 2015, pp.50(1), 178~190[DOI]
- H. Kim, "What is a good buffer cache replacement scheme for mobile flash storage?", Association for Computing Machinery, In Proceedings of the 12th ACM SIGMETRICS, 2012, pp.(12), 235~246
- Alan Jay Smith, "Cache Memories", ACM Computing Surveys, 14(3), pp.473~530 (1982), Association for Computing Machinery (ACM)[DOI]
- S. Jiang, "LIRS: an efficient low inter-reference recency set replacement policy to improve buffer cache perfor mance", Association for Computing Machinery, In Proceedings of the 2002 ACM SIGMETRICS international conference on Meas urement and modeling of computer systems, (2), pp.31~42 (2002)
- J. L. Baer, "On the inclusion properties for multi-level cache hierarchies", 25 years of the international symposia on Computer architecture, (98), pp.345~352 (1998), Association for Computing Machinery
- M. D. Lam, "The cache perfor mance and optimizations of blocked algorithms", Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, (5), pp.63~74 (1991), Association for Computing Machinery
- A. Asaduzzaman, "Cache optimization for mobile devices running multimedia applications", IEEE Sixth International Symposium on Multimedia Software Engineering, In Proceedings of the IEEE Sixth International Symposium on Multimedia Software Engineering, (4), pp.499~506 (2004)
- J. E. Smith, "Instruction Cache Replacement Policies and Organizations", IEEE Transactions on Computers, C-34(3), pp.234~241 (1985), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- S. Park, "CFLRU : a replacement algorithm for flash memory", Association for Computing Machinery, In Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedde d systems, (8), pp.234~241 (2006)
- H. Al-Zoubi, "Performance evaluation of cache replacement policies for the SPEC CPU2000benchmark suite", Proceedings of the 42nd annual Southeast regional conference, (42), pp.267~272 (2004), Association for Computing Machinery
- T. Johnson, "2Q : A Low Overhead High Performance Buffer Management Replacement Algorithm", Proceedings of the 20th International Conference on Very Large Data Bases, 94(94), pp.439~450 (1994), Morgan Kaufmann Publishers Inc
- S. Przybylski, "Characteristics of performance-optimal multi-level cache hierarchies", Proceedings of the 16th Annual International Symposium on Computer Architecture, (89), pp.114~121 (1989), Associatio n for Computing Machinery
- P. Panda, "A survey on replacement strategies in cache memory for embedded systems", 2016 IEEE Distributed Computing, VLSI, Electrical Circuits and Robotics, pp.12~17 (2016)
- 문현주, "캐시 주소의 태그 이력을 활용한 에너지 효율적 고성능 데이터 캐시 구조", 정보처리학회논문지. 컴퓨터 및 통신시스템, 14(1), pp.55~62 (2007), 한국정보처리학회
- "Apple A12X Processor"[URL]
- "Passmark"[URL]
- "L2-Cache-Simulator"[URL]
- "WikiChip"[URL]
- "Wikipedia"[URL]
- Y. Kim, "Impact of processor cache memory on storage performance", Proceedings of the International SoC Design Conference 2017, pp.304~305 (2017), Institute of Electrical and Electronics Engineers Inc
- J. Ahmed, "Multiprocessors and Cache Memory", SpringerBriefs in Applied Sciences and Technology, Fuzzy Logic Based Power-Efficient Real-Time Multi-Core System (2017)
- H. Mehboob, "ENHANCE THE PERFORMAN CE OF ASSOCIATIVE MEMORY BY USING NEW METHOD S", VFAST Transactions on Software Engineering, 12(3), pp.49~56 (2017)