본문 바로가기
KERD
논문KCI 등재

Design of A Grand Alliance VSB HDTV Demodulator

2

조회

0

다운로드

0

인용

0

참고문헌

키워드

초록

In this paper, we describe the design and hardware test results of a demodulator satisfying the US Grand-Alliance VSB HDTV standard. Novel algorithms that offer satisfactory performance with efficient hardware implementation are developed and employed in the prototype hardware. Satisfactory performance of the implemented prototype was verified and the demodulator is currently in the ASIC fabrication stage. Main algorithms of interest in this paper are the segmentation and symbol timing synchronization, FPLL polarity detection and compensation, phase/gain tracking loops and channel equalization.

Abstract

In this paper, we describe the design and hardware test results of a demodulator satisfying the US Grand-Alliance VSB HDTV standard. Novel algorithms that offer satisfactory performance with efficient hardware implementation are developed and employed in the prototype hardware. Satisfactory performance of the implemented prototype was verified and the demodulator is currently in the ASIC fabrication stage. Main algorithms of interest in this paper are the segmentation and symbol timing synchronization, FPLL polarity detection and compensation, phase/gain tracking loops and channel equalization.

관련 논문AI추천

이 간행물의 다른 논문 (11건)