FPGA를 이용한 디지털 계측 시스템의 설계 및 구현
Implementation and Design of Digital Instruments System using FPGA
0
조회
0
다운로드
3
인용
0
참고문헌
키워드
초록
A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing. The FPGA configuration is generally specified using a hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC) (circuit diagrams were previously used to specify the configuration, as they were for ASICs, but this is increasingly rare). Contemporary FPGAs have large resources of logic gates and RAM blocks to implement complex digital computations. In this paper, we implement a system of digital instrumentation using FPGA. This system consists of the trigger part, memory address controller part, control FSM part, Encoder part,LCD controller part. The hardware implement using FPGA and the verification of the operation is done in a PC simulation. The proposed hardware was mapped into Cyclone III EP2C5Q208 from Altera and used 1,700(40%) of Logic Element (LE). The implemented circuit used 24,576-bit memory element with 6-bit input signal. The result from implementing in hardware (FPGA) could operate stably in 140MHz.
Abstract
A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing. The FPGA configuration is generally specified using a hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC) (circuit diagrams were previously used to specify the configuration, as they were for ASICs, but this is increasingly rare). Contemporary FPGAs have large resources of logic gates and RAM blocks to implement complex digital computations. In this paper, we implement a system of digital instrumentation using FPGA. This system consists of the trigger part, memory address controller part, control FSM part, Encoder part,LCD controller part. The hardware implement using FPGA and the verification of the operation is done in a PC simulation. The proposed hardware was mapped into Cyclone III EP2C5Q208 from Altera and used 1,700(40%) of Logic Element (LE). The implemented circuit used 24,576-bit memory element with 6-bit input signal. The result from implementing in hardware (FPGA) could operate stably in 140MHz.
참고문헌 (7)
- AC, "DC 측정장비의 기회 및 동향", 2008
- 신창의, "희소 행렬의 특성을 이용하여 효율적인 등화기 설계법이 적용된 WCDMA 무선 신호 분석기 구현", (사)디지털산업정보학회 논문지, 9(1), pp.111~118 (2013), (사)디지털산업정보학회
- 김재진, "제한조건을 고려한 효율적 회로 설계 알고리즘", (사)디지털산업정보학회 논문지, 8(1), pp.41~46 (2012), (사)디지털산업정보학회
- F. O’Regan, "1.0 Verilog Synthesis Methodology" (2001)
- C. E. Cummings, "Advanced Verilog Techniques Workshop", pp.1~76 (2001), Sunburst Design, Inc.
- "FPGA 기술 소개 : 5가지 주요 장점"[URL]
- "Logic Synthesis for FPGA Implementation"[URL]