저전력 NAND 플래시 메모리를 위한 필터 버퍼의 효율성 분석
Analysis on the Effectiveness of the Filter Buffer for Low Power NAND Flash Memory
0
조회
0
다운로드
4
인용
0
참고문헌
키워드
초록
Currently, NAND Flash memory has been widely used in consumer storage devices due to its non-volatility, stability, economical feasibility, low power usage, durability, and high density. However, a high capacity of NAND flash memory causes the high power consumption and the low performance. In the convention memory research, a hierarchical filter mechanism can archive an effective performance improvement in terms of the power consumption. In order to attain the best filter structure for NAND flash memory, we selected a direct-mapped filter, a victim filter, a fully associative filter and a 4-way set associative filter for comparison in the performance analysis. According to the results of the simulation, the fully associative filter buffer with a 128byte fetching size can obtain the bet performance compared to another filter structures, and it can reduce the energy*delay product(EDP) by about 93% compared to the conventional NAND Flash memory.
Abstract
Currently, NAND Flash memory has been widely used in consumer storage devices due to its non-volatility, stability, economical feasibility, low power usage, durability, and high density. However, a high capacity of NAND flash memory causes the high power consumption and the low performance. In the convention memory research, a hierarchical filter mechanism can archive an effective performance improvement in terms of the power consumption. In order to attain the best filter structure for NAND flash memory, we selected a direct-mapped filter, a victim filter, a fully associative filter and a 4-way set associative filter for comparison in the performance analysis. According to the results of the simulation, the fully associative filter buffer with a 128byte fetching size can obtain the bet performance compared to another filter structures, and it can reduce the energy*delay product(EDP) by about 93% compared to the conventional NAND Flash memory.
참고문헌 (12)
- J.W. Parck, "A hybrid flash translation layer forSLC-MLC flash memory based multibanksolid state disk", Microprocesser andMicrosystem, 35(1), pp.48~59 (2011)
- D. Jung, "A group-based wear-leveling algorithm forlarge-capacity flash memory storage system", Proceedings on compilers, architecture, andsynthesis for embedded systems, pp.160~164 (2007)
- 정보성, "다양한 메모리 셀을 결합한 디스크형 플래쉬 메모리 시스템", 대한임베디드공학회논문지, 4(3), pp.134~138 (2009), 대한임베디드공학회
- V. Mohan, "Flash Power: A Detailed Power Model for NAND Flash Memory", Proceedings on Design, Automation and Test in Europe Conference and Exhibition, pp.502~507 (2010)
- G. Sun, "A Hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement", Proceedings on High Performance Computer Architecture, pp.1~12 (2010)
- 류준길, "로그기반 플래시 메모리 파일 시스템 성능 향상 기법", 대한임베디드공학회논문지, 2(3), pp.184~193 (2007), 대한임베디드공학회
- H.L. Li, "Energy-Aware Flash Memory management inVirtual Memory System", IEEE Transactionson Very Large Scale Integration systems, 16(8), pp.457~467 (2008)
- X. Jiang, "CHOP:Adaptive Filter Based DRAM Caching for CMP Server Platforms", Proceedings on. International Symposium on High-Performance Computer Architecture (2010)
- Y. Chan, "An Ultra Low-Power TLB Design", Proceedings on Design, Automation and Test in Europe, pp.1~6 (2006)
- Evaluating Cache Power Dissipation using CACTI 5.3 simulator, "G. Abandah", University of Jordan, ~ (2010)