3차원 그래픽의 트랜스포메이션을 위한 24-bit 부동 소수점 MAC 연산기의 설계
A Design of 24-bit Floating Point MAC Unit for Transformation of 3D Graphics
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
This paper proposes a 24-bit floating point multiply and accumulate(MAC) unit that can be used in geometry transformation process in 3D graphics. The MAC unit is composed of floating point multiplier and floating point accumulator. When separate multiplier and accumulator are used, matrix calculation, used in the transformation process, can't use continuous accumulation values. In the proposed MAC unit the accumulator can get continuous input from the multiplier and the calculation time is reduced. The MAC unit uses about 4,300 gates and can be operated at 150 MHz frequency.
Abstract
This paper proposes a 24-bit floating point multiply and accumulate(MAC) unit that can be used in geometry transformation process in 3D graphics. The MAC unit is composed of floating point multiplier and floating point accumulator. When separate multiplier and accumulator are used, matrix calculation, used in the transformation process, can't use continuous accumulation values. In the proposed MAC unit the accumulator can get continuous input from the multiplier and the calculation time is reduced. The MAC unit uses about 4,300 gates and can be operated at 150 MHz frequency.
참고문헌 (15)
- 이민영, "3D 그래픽칩 기술 및 산업동향", System Semiconductor Forum (2006)
- David H.Eberly, "3D Game Engine Design" (2001), Morgan Kaufmann
- L.Garber, "The wild world of 3D graphics chips", IEEE Computer, 33(9), pp.12~16 (2000)
- 주우석, "OpenGL로 배우는 컴퓨터 그래픽스" (2006), 한빛미디어(주)
- Tomas Akenine-Moller, "Real-Time Rendering - second edition" (2002), A K Peters
- Samuel R.Buss, "3-D Computer Graphics - A Mathematical Introduction with OpenGL" (2003), Cambridge University press
- 남기훈, "내장형 3D 그래픽 가속을 위한 부동소수점 Geometry 프로세서 설계", 전자공학회논문지 - SD, 43(2), pp.108~117 (2006), 대한전자공학회
- Alan Watt, "3D Computer Graphics - Third edition" (2000), Pearson Addison Wesley
- ""IEEE Standard for Binary Floating-Point Arithmetic", ANSI", IEEE Standard 754-1985, 1985
- Israel Koren, "Computer Arithmetic Algorithms", pp.67~86 (2002)
- Sriram R. Vangal, "A 6.2-GFlops Floating-Point Multiply-Accumulator With Conditional Normalization", IEEE Journal of solid-state circuits, 41(10) (2006)
- ""Floating Point Multiply Accumulate Unit", Silicon Logic Engineering", ~
- A 30-MF LOPS CMOS Single Precision Floating Point Multiply, "Accumulate Chip", Daniel A. Staver, 1987, ISSCC87
- 김우진, "3차원 그래픽의 트랜스포메이션을 위한 24-bit 부동 소수점 MAC 연산기의 설계", 대한임베디드공학회 추계학술대회, pp.147~150 (2008)
