차세대 CPU를 위한 캐시 메모리 시스템 설계
Design of Cache Memory System for Next Generation CPU
1
조회
0
다운로드
2
인용
0
참고문헌
키워드
초록
In this paper, we propose a high performance L1 cache structure for the high clock CPU. The proposed cache memory consists of three parts, i.e., a direct-mapped cache to support fast access time, a two-way set associative buffer to reduce miss ratio, and a way-select table. The most recently accessed data is stored in the direct-mapped cache. If a data has a high probability of a repeated reference, when the data is replaced from the direct-mapped cache, the data is stored into the two-way set associative buffer. For the high performance and fast access time, we propose an one way among two ways set associative buffer is selectively accessed based on the way-select table (WST). According to simulation results, access time can be reduced by about 7% and 40% comparing with a direct cache and Intel i7-6700 with two times more space respectively.
Abstract
In this paper, we propose a high performance L1 cache structure for the high clock CPU. The proposed cache memory consists of three parts, i.e., a direct-mapped cache to support fast access time, a two-way set associative buffer to reduce miss ratio, and a way-select table. The most recently accessed data is stored in the direct-mapped cache. If a data has a high probability of a repeated reference, when the data is replaced from the direct-mapped cache, the data is stored into the two-way set associative buffer. For the high performance and fast access time, we propose an one way among two ways set associative buffer is selectively accessed based on the way-select table (WST). According to simulation results, access time can be reduced by about 7% and 40% comparing with a direct cache and Intel i7-6700 with two times more space respectively.
참고문헌 (9)
- "Intel Processor"[URL]
- "Samsung DRAM"[URL]
- 정보성, "4Ghz 고성능 CPU 위한 캐시 메모리 시스템", 한국컴퓨터정보학회논문지, 18(2), pp.1~8 (2013), 한국컴퓨터정보학회
- "CACTI 4. 0"[URL]
- C.J. Janraj, "Way sharing set associative cache architecture", Proceedings of IEEE International Conference on VLSI Design, pp.251~256 (2012)
- D. Rolan, "Adaptive line placement with the set balancing cache", Proceedings of the 42nd Annual IEEE, 2009, 529~540
- C.H. Ting, "Cycle-time-aware sequential way-access set-associative cache for low energy consumption", Proceedings of IEEE Asia Pacific Conference on Circuits and Systems, pp.854~857 (2008)
- M.R. Guthaus, "MiBench : a free, commerically representative embedded benchmark suite", Proceedings of IEEE International Workshop on Workload Characterization, pp.3~14 (2001)
- D. Burger, "The simplescalar tool set, version 2.0", ACM SIGARCH Computer Architecture News, 25, pp.13~25 (1997)