Optimization of a Systolic Array BCH encoder with Tree-Type Structure
2
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
BCH code is one of the most widely used error correcting code for the detection and correction of random errors in the modern digital communication systems. The conventional BCH encoder that is operated in bit-serial manner cannot adequate with the recent high speed appliances. Therefore, parallel encoding algorithms are always a necessity. In this paper, we introduced a new systolic array type BCH parallel encoder. To study the area and speed, several parallel factors of the systolic array encoder is compared. Furthermore, to prove the efficiency of the proposed algorithm using tree-type structure, the throughput and the area overhead was compared with its counterparts also. The proposed BCH encoder has a great flexibility in parallelization and the speed was increased by 40% than the original one. The results were implemented on synthesis and simulation on FPGA using VHDL.
Abstract
BCH code is one of the most widely used error correcting code for the detection and correction of random errors in the modern digital communication systems. The conventional BCH encoder that is operated in bit-serial manner cannot adequate with the recent high speed appliances. Therefore, parallel encoding algorithms are always a necessity. In this paper, we introduced a new systolic array type BCH parallel encoder. To study the area and speed, several parallel factors of the systolic array encoder is compared. Furthermore, to prove the efficiency of the proposed algorithm using tree-type structure, the throughput and the area overhead was compared with its counterparts also. The proposed BCH encoder has a great flexibility in parallelization and the speed was increased by 40% than the original one. The results were implemented on synthesis and simulation on FPGA using VHDL.
참고문헌 (11)
- X. Zhang, "High-speed Architectures for Parallel long BCH Encoder", Proc. ACM Great Lakes Symp. VLSI, pp.1~6 (2004)
- T. B. Pei, "High-speed parallel CRC circuits in VLSI", IEEE Trans. on Communications, 40(4), pp.653~657 (1992)
- K. K. Parhi, "Eliminating the fan-out bottleneck in parallel long BCH encoders", IEEE Trans. on Circuits Syst .1, Reg. Papers, 51(3), pp.512~516 (2004)
- Fengbo Liang, "A CRT-based BCH encoding and FPGA implementation", Proc, of ICISA, pp.1~8 (2010)
- K. Lee, "A high-speed low-complexity concatenated BCH decoder architecture for 100 Gb", s optical communications, 2012, pp.66(1), 43~55
- H. Choi, "VLSI implementation of BCH error correction for multilevel cell NAND flash memory", IEEE Trans. on VLSI Systems, 18(5), pp.843~847 (2010)
- S.Lin, "Error Control Coding" (1983), Prentice-Hall
- Hank Wallace, "Error Detection and Correction Using the BCH Code", ~ (2001)
- Z. Jun., "Optimized design for high-speed parallel BCH encoder", Proc. of IEEE International Work- shop, pp.97~100 (2005)
- A.M. Patel, "A multichannel CRC register", Proc. of AFIPS Conf., 38, pp.11~14 (1971)
- L.V. Cargini, , Proc. of ICCGI.2007, pp.22~ (2007)