Cu-Cu 패턴 직접접합을 위한 습식 용액에 따른 Cu 표면 식각 특성 평가
Wet Etching Characteristics of Cu Surface for Cu-Cu Pattern Direct Bonds
1
조회
0
다운로드
3
인용
0
참고문헌
키워드
초록
Cu-Cu 패턴의 직접접합 공정을 위하여 Buffered Oxide Etch(BOE) 및 Hydrofluoric acid(HF)의 습식 조건에따른 Cu와 SiO2의 식각 특성에 대한 평가를 수행하였다. 접촉식 3차원측정기(3D-Profiler)를 이용하여 Cu와 SiO2의 단차및 Chemical Mechanical Polishing(CMP)에 의한 Cu의 dishing된 정도를 분석 하였다. 실험 결과 BOE 및 HF 습식 식각시간이 증가함에 따라 단차가 증가 하였고, BOE가 HF보다 더 식각 속도가 빠른 것을 확인하였다. BOE 및 HF 습식 식각 후 Cu의 dishing도 식각시간 증가에 따라 감소하였다. 식각 후 산화막 유무를 알아보기 위해 Cu표면을 X-선 광전자분광법(X-ray Photoelectron Spectroscopy, XPS)를 이용하여 분석 한 결과 HF습식 식각 후 BOE습식 식각보다 Cu표면산화막이 상대적으로 더 얇아 진 것을 확인하였다.
Abstract
Three-dimensional integrated circuit(3D IC) technology has become increasingly important due to the demand for high system performance and functionality. In this work, BOE and HF wet etching of Cu line surfaces after CMP were conducted for Cu-Cu pattern direct bonding. Step height of Cu and SiO2 as well as Cu dishing after Cu CMP were analyzed by the 3D-Profiler. Step height increased and Cu dishing decreased with increasing BOE and HF wet etching times. XPS analysis of Cu surface revealed that Cu surface oxide layer was partially removed by BOE and HF wet etching treatment. BOE treatment showed not only the effective SiO2 etching but also reduced dishing and Cu surface oxide rather than HF treatment, which can be used as an meaningful process data for reliable Cu-Cu pattern bonding characteristics.
참고문헌 (21)
- R. R. Tummala, "Fundamentals of Microsystems Packaging", pp.612~656 (2001), McGraw-Hill
- Y. Liu, "Trends of power semiconductor wafer level packaging", Microelectronics Reliability, 50, pp.514~ (2010)
- H. Shimaamoto, "Technical Trend of 3D Chip Stacked Previous Term MCP", SIP Next Term In, 2007, ~[DOI]
- 김민영, "칩 스택 패키지용 Sn 관통-실리콘-비아 형성공정 및 접속공정", 대한금속·재료학회지, 48(6), pp.557~564 (2010), 대한금속·재료학회
- K. Tanida, "Micro Cu Bump Interconnection on 3D Chip Stacking Technology", Japanese Journal of Applied Physics, 43, pp.2264~ (2004)
- 이병훈, "A Study on the Bonding Process of Cu Bump", Sn, JOURNAL OF THE ELECTROCHEMICAL SOCIETY, pp.2010, 157(4)[DOI]
- Y. S. Lai, "Electromigration Reliability and Morphologies of Cu Pillar Flip-Chip Solder Joints with Cu Substrate Pad Metallization", Journal of Electronic Materials, 37, pp.1624~ (2008)
- 유진, "Effects of sulfide-forming element additions on the Kirkendall void formation and drop impact reliability of Cu", Sn-3.5Ag solder joints, 200910, pp.57, 5001~5012[DOI]
- J. W. Kim, "Effect of HF&H2SO4 Pretreatment on Interfacial Adhesion Energy of Cu-Cu Direct Bonds", Microelectronic Engineering, 42 (2012)
- C. S. Tan, "Observation of interfacial void formation in bonded copper layers", Applied Physics Letters, 87 (2005)
- 김재원, "Cu 두께에 따른 Cu-Cu 열 압착 웨이퍼 접합부의 접합 특성 평가", 마이크로전자 및 패키징학회지, 17(4), pp.61~66 (2010), 한국마이크로전자및패키징학회
- E. J. Jang, "Effect of Wet Pretreatment on Interfacial Adhesion Energy of Cu-Cu Thermocompression Bond for 3D IC Packages", JOURNAL OF ELECTRONIC MATERIALS, 38, pp.2449~2454 (2009), SPRINGER
- 장은정, "Cu-Cu 열압착 웨이퍼 접합부의 계면접합강도에 미치는 N2+H2 분위기 열처리의 영향", 마이크로전자 및 패키징학회지, 16(3), pp.31~37 (2009), 한국마이크로전자및패키징학회
- P. Gueguen, "Physics of direct bonding: Applications to 3D heterogeneous or monolithic integration", Microelectronic Engineering, 87, pp.477~ (2010)
- "Wet Etching, 520/530/580.495 Microfabrication Laboratory and 520.773 Advanced Topics in Fabrication and Microengineering"[URL]
- "Wet Etch for Microelectronics" (2008)[URL]
- W. M. Moreau, "Semiconductor Lithography; Principles, Practices and Materials", pp.668~671 (1988), Plenum Press
- D. William, "Materials Science and Engineering, 8th Ed.", pp.102~104 (2011), WILEY
- T. Doi, "반도체 평탄화 CMP 기술, 2nd Ed.", pp.183~184 (2003), bookshill
- H. G. Anh, "3D Intergration by Cu-Cu Bonding with Wafer", TSV 3D Packaging Technology Workshop, 2010, ~[DOI]
- D. P.R. Thanu, "Dilute HF Solutions for Copper Cleaning during BEOL Processes: Effect of Aeration on Selectivity and Copper Corrosion", Journal of The Electrochemical Society, 25, pp.109~ (2009)