128-Channel Recording, 32-Channel Stimulation, Digitally Interfaced Optogenetic Neuromodulation System-on-Chip
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
This paper presents a digitally interfaced a 128-channel recording, 32-channel stimulation optogenetic neuromodulation system on chip (SoC) that has been developed for long-term optogenetics neuroscience research. The low-power 128-channel neural recording frontend offers low-noise multichannel recording, on-chip 16-bit data digitization, and electrode impedance measurement. The 32-channel optogenetic stimulator provides high-resolution, accurate optical stimulation. The chip communicates through two control signal shared SPI interfaces for simultaneous recording and stimulation with independent on-the-fly control command and data transfer, resulting in only 6 external wires. The developed system constitutes a fully digital, bidirectional 128/32-channel SoC suitable for in-vivo neuromodulation.
Abstract
This paper presents a digitally interfaced a 128-channel recording, 32-channel stimulation optogenetic neuromodulation system on chip (SoC) that has been developed for long-term optogenetics neuroscience research. The low-power 128-channel neural recording frontend offers low-noise multichannel recording, on-chip 16-bit data digitization, and electrode impedance measurement. The 32-channel optogenetic stimulator provides high-resolution, accurate optical stimulation. The chip communicates through two control signal shared SPI interfaces for simultaneous recording and stimulation with independent on-the-fly control command and data transfer, resulting in only 6 external wires. The developed system constitutes a fully digital, bidirectional 128/32-channel SoC suitable for in-vivo neuromodulation.
참고문헌 (19)
- E. S. Boyden, "Millisecond-timescale, genetically targeted optical control of neural activity", Nat. Neurosci, 8(9), pp.1263~1268 (2005)[DOI]
- S. Reich, "A High-Voltage Compliance, 32-Channel Digitally Interfaced Neuromodulation System on Chip", IEEE J. Solid-State Circuits, pp.1~1 (2021)[DOI]
- X. Liu, "Design of a Closed-Loop, Bidirectional Brain Machine Interface System with Energy Efficient Neural Feature Extraction and PID Control", IEEE Trans. Biomed. Circuits Syst, 11(4), pp.729~742 (2017)[DOI]
- G. Buzsáki, "Tools for Probing Local Circuits:High-Density Silicon Probes Combined with Optogenetics", Neuron, 86(1), pp.92~105 (2015)[DOI]
- W. Liew, "A 0.5-V 1.13-μW", Channel Neural Recording Interface with Digital Multiplexing Scheme, 2011, 219~222
- D. Yeage, "A 4.78mm2 Fully-Integrated Neuromodulation SoC Combining 64 Acquisition Channels with Digital Compression and Simultaneous Dual Stimulation", IEEE Symposium on VLSI Circuits, pp.1~2 (2014)
- B. C. Raducanu, "Time Multiplexed Active Neural Probe with 1356 Parallel Recording Sites", Sensors, 2388, pp.2388~ (2017)[DOI]
- 이성민, "A 10-bit Single-Ended SAR ADC with Split Dual-Capacitive-Array for Multi-Channel Neural Recording System", IDEC Journal of Integrated Circuits and Systems, 3(1), pp.13~18 (2017), 반도체설계교육센터[DOI]
- R. R. Harrison, "A Versatile Integrated Circuit for the Acquisition of Biopotentials", IEEE Custom Integrated Circuits Conference, pp.115~122 (2007)
- R. R. Harrison, "A Low-Power LowNoise CMOS Amplifier for Neural Recording Applications", IEEE J. Solid State Circuits, 38(6), pp.958~965 (2003)
- R. Muller, "A 0.013mm2, 5 μW, DC-Coupled Neural Signal Acquisition IC with 0.5 V Supply", IEEE J. Solid-State Circuits, 47(1), pp.1~12 (2012)[DOI]
- S.-Y. Park, "Modular 128-Channel Δ-ΔΣ Analog Front-End Architecture Using Spectrum Equalization Scheme for 1024-Channel 3-D Neural Recording Microsystems", IEEE J. Solid-State Circuits, 53(2), pp.501~514 (2018)[DOI]
- S.-Y. Park, "Dynamic Power Reduction in Scalable Neural Recording Interface Using Spatiotemporal Correlation and Temporal Sparsity of Neural Signals", IEEE J. Solid-State Circuits, 53(4), pp.1102~1114 (2018)[DOI]
- H. Kassiri, "Rail-to-Rail-Input Dual-Radio 64-Channel Closed-Loop Neurostimulator", IEEE J. SolidState Circuits, 52(11), pp.2793~2810 (2017)
- J. Simpson, "An Experimental Study of Voltage , Current , and Charge Controlled Stimulation Front-End Circuitry", IEEE International Symposium of Circuits and Systems, pp.325~328 (2007)
- J. Y. Kwak, "Compact Continuous Time Common-Mode Feedback Circuit for Low-Power, AreaConstrained Neural Recording Amplifiers", Electronics, 10(2), pp.1~11 (2021)[DOI]
- Z. Zhu, "VCM-based monotonic capacitor switching scheme for SAR ADC", Electron. Lett, 49(5), pp.327~329 (2013)[DOI]
- C. Kao, "A 0.5V 12-bit SAR ADC using Adaptive Time- Domain Comparator with Noise Optimization", IEEE Asian Solid-State Circuits Conference, 1(2133), pp.213~216 (2017)
- A. E. Mendrela, "A High-Resolution OptoElectrophysiology System with a Miniature Integrated Headstage", IEEE Trans. Biomed. Circuits Syst, 12(5), pp.1065~1075 (2018)[DOI]