저 전압 트리거형 ESD 보호회로를 탑재한 저 전업 Step-down DC-DC Converter 설계
The Design of low voltage step-down DC-DC Converter with ESD protection device of low voltage triggering characteristics
0
조회
0
다운로드
0
인용
0
참고문헌
초록
Abstract
In this study, the design of low voltage DC-DC converter with low triggering ESD (Electro-Static Discharge) protection circuit was investigated. The purpose of this paper is design optimization for low voltage(2.5V to 5.5V input range) DC-DC converter using CMOS switch. In CMOS switch environment, a dominant loss component is not switching loss but conduction loss at 1.2MHz switching frequency. In this study a constant frequency PWM converter with synchronous rectifier is used.And zener Triggered SCR device to protect the ESD phenomenon was designed. This structure reduces the trigger voltage by making the zener junction between the lateral PNP and base of lateral NPN in SCR structure. The triggering voltage was simulated to 8V.
참고문헌 (10)
- P.E. Allen, "CMOS Analog Circuit Design", oxford
- 金熙峻, "스위치모드 파워서플라이", 성인당
- 金熙峻, "스위칭 전원의 기본설계", 성인당
- Philip T.Krein, "Elements of Power Electronics", OXFORD
- R. Jacob Baker, "CMOS Circuit Design, Layout, and Simulation", Wiley-Interscience
- Jai P. Agrawal, "Power Electronic System", SciTech
- Muhammad H. Rashid, "Power Electronics", PEARSON
- K. Bock,et. al, "Infuence of Gate Length on ESD Performance for Deep Submicron CMOS Technology", pp.95~104 (1999)
- T. Green, "A Review of EOS", ESD Field Failures in Military Equipment, 1988., 7~14
- R.G. Wagner,J. Soden, "Extend and Cost of EOS", ESD Damage in an IC Manufacturing Process, pp.49-55, pp.in proc. of the 15th eos, esd symp.[DOI]