Hardware Implementation of Time Skew Calibration Block for Time Interleaved ADC
1
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
This paper presents hardware implementation of background timing-skew calibration technique for time-interleaved analog-to-digital converters (TI ADCs). The timing skew between any two adjacent analog–digital (A/D) channels is detected by using pure digital Finite Impulse Response (FIR) delay filter. This paper includes hardware architecture of the system, main units and small sub-blocks along with control logic circuits. Moreover, timing diagrams of logic simulations using ModelSim are provided and discussed for further understanding about simulations. Simulation process in MATLAB and Verilog is also included and provided with basic settings need to be done. For hardware implementation it not practical to work with all samples. Hence, the simulation is conducted on 512 TI ADC output samples which are stored in the buffer simultaneously and the correction arithmetic is done on those samples according to the time skew algorithm. Through the simulated results, we verified the implemented hardware is working well.
Abstract
This paper presents hardware implementation of background timing-skew calibration technique for time-interleaved analog-to-digital converters (TI ADCs). The timing skew between any two adjacent analog–digital (A/D) channels is detected by using pure digital Finite Impulse Response (FIR) delay filter. This paper includes hardware architecture of the system, main units and small sub-blocks along with control logic circuits. Moreover, timing diagrams of logic simulations using ModelSim are provided and discussed for further understanding about simulations. Simulation process in MATLAB and Verilog is also included and provided with basic settings need to be done. For hardware implementation it not practical to work with all samples. Hence, the simulation is conducted on 512 TI ADC output samples which are stored in the buffer simultaneously and the correction arithmetic is done on those samples according to the time skew algorithm. Through the simulated results, we verified the implemented hardware is working well.
참고문헌 (10)
- M. E. Chammas, "A 12GS", s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration, 2011, pp.48(7), 838~847
- F. Centurelli, "Efficient digital background calibration of time-interleaved pipeline analog-to-digital converters", IEEE Transactions on Circuits and Systems I: Regular Papers, 59(7), pp.1373~1383 (2012)
- F. Centurelli, "Improved digital background calibration of time-interleaved pipeline A", D Converters, 2013, pp.60(2), 86~90
- V. Divi, "Blind calibration of timing skew in time-interleaved analog-to -digital converters", IEEE Journal of Selected Topics in Signal Processing, 3(3), pp.509~522 (2009)
- A. Haftbaradaran, "A background sample-time error calibration technique using random data for wide-band high-resolution time-interleaved ADCs", IEEE Transactions on Circuits and System II : Express Briefs, 55(3), pp.234~238 (2008)
- S. Huang, "Blind calibration of timing offsets for four-channel time-interleaved ADCs", IEEE Transactions on Circuits and System I : Regular Papers, 54(4), pp.863~876 (2007)
- Y. C. Jenq, "Digital spectra of non-uniformly sampled signals: fundamentals and high-speed waveform digitizer", IEEE Transactions on Instrumentation and Measurement, 37(3), pp.245~251 (1988)
- H. Johansson, "Reconstruction of non-uniformly sampled band-limited signals by means of digital fractional delay filters", IEEE Transactions on Signal Processing, 50(11), pp.2757~2767 (2002)
- S. M. Jamal, "Calibration of sample-time error in a two-channel time-interleaved analog-todigital converter", Circuits and Systems I: Fundamental Theory and Applications, 51(1), pp.130~139 (2004)
- S.M. Jamal, "A 10-b 120-Msample", s time -interleaved analog-to-digital converter with digital background calibration, 2002, pp.37(12), 1618~1627