AES 알고리즘 최적화 실행을 위한 IPC 기반 SM 동적 관리 기법
IPC-based Dynamic SM management on GPGPU for Executing AES Algorithm
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
최신 GPU는 GPGPU를 활용하여 범용 연산이 가능하다. 뿐만 아니라, GPU는 내장된 다수의 코어를활용하여 강력한 연산 처리량을 제공한다. AES 알고리즘은 다수의 병렬 연산을 요구하지만 CPU 구조에서는 효율적인 병렬처리가 이뤄지지 않는다. 따라서, 본 논문에서는 강력한 병력 연산 자원을 활용하는GPGPU 구조에서 AES 알고리즘을 수행함으로써 AES 알고리즘 처리시간을 줄여보았다. 하지만, GPGPU 구조는 AES 알고리즘 같은 암호알고리즘에 최적화되어 있지 않다. 그러므로 AES 알고리즘에최적화될 수 있도록 재구성 가능한 GPGPU 구조를 제안하고자 한다. 제안된 기법은 SM의 개수를 동적으로 할당하는 IPC 기반 SM 동적 관리 기법이다. IPC 기반 SM 동적 관리 기법은 GPGPU 구조에서 동작하는 AES의 IPC를 실시간으로 반영하여 최적의 SM의 개수를 동적으로 할당한다. 실험 결과에 따르면제안된 동적 SM 관리 기법은 기존의 GPGPU 구조와 비교하여 하드웨어 자원을 효과적으로 활용하여성능을 크게 향상시켰다. 일반적인 GPGP 구조와 비교하여, 제안된 기법의 AES의 암호화/복호화는 평균41.2%의 성능 향상을 보여준다.
Abstract
Modern GPU can execute general purpose computation on the graphic processing unit, and provide high performance by exploiting many core on GPU. To run AES algorithm efficiently, parallel computational resources are required. However, computational resource of CPU architecture are not enough to cryptographic algorithm such as AES whereas GPU architecture has mass parallel computation resources. Therefore, this paper reduce the time to execute AES by employing parallel computational resource on GPGPU. Unfortunately, AES cannot utilize computational resource on GPGPU since it isn’t suitable to GPGPU architecture. In this paper, IPC based dynamic SM management technique are proposed to efficiently execute AES on GPGPU. IPC based dynamic SM management can increase and decrease the number of active SMs by using IPC in run-time. According to simulation results, proposed technique improve the performance by increasing resource utilization compared to baseline GPGPU architecture. The results show that AES improve the performance by 41.2% on average.
참고문헌 (25)
- David Luebke, "How GPUs Work", Computer, 40(2), pp.96~100 (2007), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- I. Buck, "Brook for GPUs: stream computing on graphics hardware", Proceedings of Conference on Computer Graphics and Interactive Techniques (SIGGRAPH), pp.777~786 (2004)
- "CUDA Programming Guide Version 3.0"[URL]
- "OpenCL"[URL]
- "ATI Stream SDK"[URL]
- "General-purpose computation on graphics hardware"[URL]
- John D. Owens, "A Survey of General-Purpose Computation on Graphics Hardware", Computer Graphics Forum, 26(1), pp.80~113 (2007), Wiley[DOI]
- Y. Yang, "CPU-assisted GPGPU on fused CPU-GPU architectures", Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, pp.1~12 (2012)
- "NVIDIA TITAN X"[URL]
- X. Zhang, "High-speed VLSI architectures for the AES algorithm", Proceedings of IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.957~967 (2004)
- "NVIDA Co. Ltd"[URL]
- "AMD(Advanced Micro Devices) Inc"[URL]
- "NVIDIA’s Next Generation CUDA Compute Architecture: Fermi"[URL]
- W. W. L. Fung, "Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow", Proceedings of International Symposium on Microarchitecture, pp.407~420 (2007)
- J. E. Thornton, "Parallel operation in the control data 6600", AFIPS Proceedings of FJCC, Part. 2, 26, pp.33~40 (1964)
- M. Lee, "Improving GPGPU Resource Utilization Through Alternative Thread Block Scheduling", Proceedings of the International Symposium on High Performance Computer Architecture, pp.260~271 (2014)
- K. M. Abdalla, "Scheduling and Execution of Compute Tasks, US Patent US20130185725", ~ (2013)
- Hong Jun Choi, "Concurrent warp execution: improving performance of GPU-likely SIMD architecture by increasing resource utilization", The Journal of Supercomputing, 69(1), pp.330~356 (2014), Springer Science and Business Media LLC[DOI]
- 손동오, "GPU 성능향상을 위한 IPC 기반 동적 CTA 스케줄링 기법 연구", 한국컴퓨터정보학회논문지, 21(2), pp.9~16 (2016), 한국컴퓨터정보학회
- 김광복, "GPU 성능 향상을 위한 지연시간 숨김 기반 워프 스케줄링", 한국컴퓨터정보학회논문지, 24(4), pp.1~9 (2019), 한국컴퓨터정보학회[DOI]
- A. Bakhoda, "Analyzing CUDA Workloads Using a Detailed GPU Simulator", Proceedings of International Symposium on Performance Analysis of Systems and Software, pp.163~174 (2009)
- S. Li, "McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures", Proceedings of the International Symposium on Microarchitecture, pp.469~480 (2009)
- J. Leng, "GPUWattch : Enabling Energy Optimizations in GPGPUs", Proceedings of the International Symposium Computer Architecture, pp.487~498 (2013)
- "GTX480 NVIDIA"[URL]
- M. Abdel-Majeed, "Warped Gates : Gating Aware Scheduling and Power Gating for GPGPUs", Proceedings of International Symposium on Microarchitecture, pp.111~122 (2013)