An Efficient Block Cipher Implementation on Many-Core Graphics Processing Units
1
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
This paper presents a study on a high-performance design for a block cipher algorithm implemented on modern many-core graphics processing units (GPUs). The recent emergence of VLSI technology makes it feasible to fabricate multiple processing cores on a single chip and enables general-purpose computation on a GPU (GPGPU). The GPU strategy offers significant performance improvements for all-purpose computation and can be used to support a broad variety of applications, including cryptography. We have proposed an efficient implementation of the encryption/decryption operations of a block cipher algorithm, SEED, on off-the-shelf NVIDIA many-core graphics processors. In a thorough experiment, we achieved high performance that is capable of supporting a high network speed of up to 9.5 Gbps on an NVIDIA GTX285 system (which has 240 processing cores). Our implementation provides up to 4.75 times higher performance in terms of encoding and decoding throughput as compared to the Intel 8-core system.
Abstract
This paper presents a study on a high-performance design for a block cipher algorithm implemented on modern many-core graphics processing units (GPUs). The recent emergence of VLSI technology makes it feasible to fabricate multiple processing cores on a single chip and enables general-purpose computation on a GPU (GPGPU). The GPU strategy offers significant performance improvements for all-purpose computation and can be used to support a broad variety of applications, including cryptography. We have proposed an efficient implementation of the encryption/decryption operations of a block cipher algorithm, SEED, on off-the-shelf NVIDIA many-core graphics processors. In a thorough experiment, we achieved high performance that is capable of supporting a high network speed of up to 9.5 Gbps on an NVIDIA GTX285 system (which has 240 processing cores). Our implementation provides up to 4.75 times higher performance in terms of encoding and decoding throughput as compared to the Intel 8-core system.
참고문헌 (21)
- "The SEED Encryption Algorithm"[URL]
- 박종혁, "Enhancing Privacy and Security of RFID System with Serverless Authentication and Search Protocols in Pervasive Environments", WIRELESS PERSONAL COMMUNICATIONS, 55(1), pp.65~79, Springer
- C. S. Jang, "Hybrid security protocol for wireless body area networks", Wireless Communications and Mobile Computing, 11, pp.277~288 (2011)
- H. Xie, "Architectural Analysis of Cryptographic Applications for Network Processors", Proceedings of IEEE First Workshop on Network Processors with HPCA-8, Boston (2002)
- NESSIE project announces final selection of crypto algorithms, "NESSIE", ~, pp.IST-199- 12324 (2003)
- Report of the Cryptographic technique evaluation, "CRYPTREC", ~, pp.CRYPTREC Report 2002 (2003)
- D. Denning, "A key agile 17.4Gbit", sec Camellia implementation, 2004, pp.3203, 546~554
- Y.H. Seo, "Hardware Implementation of 128-bit Symmetric Cipher SEED", Proceedings of the Second IEEE Asia Pacific Conference on AP-SIC 2000, pp.183~186 (2000)
- 박준석, "Fully pipelined hardware implementation of 128-bit SEED block cipher algorithm", The 5th International Workshop on Applied Reconfigurable Computing, pp.181~192 (2009), International Workshop on Applied Reconfigurable Computing
- J. D. Owens, "GPU Computing", Proceedings of the IEEE, pp.879~899 (2008)
- Y-T Lin, "Compiler Support for general-purpose computation on GPUs", Journal of Supercomputing, 50(1), pp.78~97 (2009)
- J. D. Owens, "A Survey of General-Purpose Computation on Graphics Hardware", Computer Graphics Forum, 26(1), pp.80~113 (2007)
- "NVIDIA CUDA Programming Guide 4.0"[URL]
- 김무섭, "Design of Cryptographic Hardware Architecture for Mobile Computing", JIPS(Journal of Information Processing Systems), 5(4), pp.187~196 (2009), 한국정보처리학회
- D. Cook, "CryptoGraphics: Exploiting graphics cards for security (Advances in Information Security)" (2006), Springer-Verlag
- S. A. Manavski, "CUDA compatible GPU as an efficient hardware accelerator for AES cryptography", Proceedings of the IEEE International Conference on Signal Processing and Communications (ICSPC), pp.65~68 (2007)
- Implementing AES on the CellBE, "D. Canright", National Security Agency, ~, pp.Technical Report NPS-MA-09-001 (2009)
- J. Yang, "Symmetric key cryptography on modern graphics hardware", Proceedings of the Advances in Crypotology 13th international conference on Theory and application of cryptology and information security, pp.249~264 (2007)
- "Cryptologic applications of the PlayStation 3: Cell SPEED"[URL]
- O. Harrison, "AES encryption implementation and analysis on commodity graphics processor units", Proceedings of the 9th international workshop on Cryptographic Hardware and Embedded Systems, pp.209~226 (2007)
- T. Yamanouchi, "AES encryption and decryption on the GPU (GPU Gems 3)" (2007), Addison-Wesley Professional