상용 FPGA 클러스터 시스템 기반의 최적화된 DES 코어 설계
Optimized DES Core Implementation for Commercial FPGA Cluster System
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
기존의 FPGA기반 DES 전수조사 시스템은 비용대비 높은 성능을 가지고 있으나, 단일 FPGA에서 DES 알고리즘의 최적화 설계에 대한 연구는 미흡하다. 본 논문에서는 77개 Xilinx Virtex5-LX50 FPGA로 구성된 상용 FPGA 클러스터 시스템의 단일 FPGA에 최적화된 하드웨어 DES를 제안한다. 이를 위해서 DES 코어의 파이프라인 수, DES 코어 수, DES 코어의 동작 주파수 등에 따른 설계 공간 탐색을 수행하여 단일 FPGA에 333MHz로 동작하는 16개의 DES 코어를 집적했다. 또한, 각 FPGA에 공급되는 전력의 제한으로 인한 성능 하락을 줄이기 위해서 저전력 설계를 적용하여 333MHz로 동작하는 8개의 DES 코어를 집적했다. 제안된 DES을 상용 시스템에 적용할 경우, 각각 최대 2.03일과 4.06일안에 DES 키를 찾을 수 있을 것으로 판단된다.
Abstract
The previous FPGA cluster systems for a brute force search of DES keyspace have showed cost efficient performance, but the research on optimized implementation of the DES algorithm on a single FPGA has been insufficient. In this paper, the optimized DES implementation for a single FPGA of the commercial FPGA cluster system with 77 Xilinx Virtex5-LX50 FPGAs is proposed. Design space exploration using the number of pipeline stages in a DES core, the number of DES cores and the maximum clock frequency of a DES core is performed which leads to integrating 16 DES cores running at 333MHz. Also low power design is applied to reduce the loss of performance caused by limitation of power supply on each FPGA which results in fitting 8 DES cores running at 333MHz. When the proposed DES implementations would be used in the FPGA cluster system, it is estimated that the DES key would be found at most 2.03 days and 4.06 days respectively.
참고문헌 (18)
- "Data Encryption Standard (DES)", FIPS PUB 46-3, ~ (1999)
- M. Stamp, "Information Security: Principles and Practice" (2005), Wiley-Interscience
- Electronic Foundation, "Cracking DES" (1998), O'Reilly Media
- S. Kumar, "How to Break DES for € 8,980", Proceedings of Special-purpose Hardware for Attacking Cryptographic Systems (2006)
- T. Guneysu, "Cryptanalysis with COPACOBANA", IEEE Transactions on Computers, 57(11), pp.1498~1513 (2008)
- T. Guneysu, "Three Years of Evolution: Cryptanlaysis with COPACOBANA", Proceedings of Special-purpose Hardware for Attacking Cryptographic Systems, pp.1~16 (2009)
- L. Wienbrandt, "Using the reconfigurable massively parallel architecture COPACOBANA 5000 for applications in bioinformatics", Proceedings of Internationals Conference on Computational Science, ICCS 2010, pp.1027~1034 (2010)
- "FPGA Cluster Demonstrates Massively Parallel, Hardware-Accelerated DES Cracking" (2010)[URL]
- "SC-Series Clusters"[URL]
- W. Diffe, "Exhaustive Cryptanalysis of the NBS Data Encryption Standard", Computer, 10, pp.74~84 (1977)
- Efficient DES Key Search, "M.J. Wiener", School of Computer Science, Carleton University, ~, pp.TR-244 (1994)
- T. Katsumi, "Time-Memory Trade-off Cryptanalysis on FPGA-based Parallel Machine RASH", Proceedings of 4th IEEE AP-HPC (2000)
- G. Rouvroy, "Efficient Uses of FPGAs for Implementations of DES and Its Experimental Linear Cryptanalysis", IEEE Transactions on Computers, 52, pp.473~482 (2003)
- 한승조, "VHDL을 이용한 고속 DES 암호칩 설계 및 구현", 정보보학회논문지, 8(3), pp.79~94 (1998)
- "Virtex-5 FPGA User Guide, UG190 (v5.3)" (2010)[URL]
- "Virtex-5 FPGA System Power Design Considerations, Xilinx White Paper, WP285 Feb" (2008)[URL]
- G. Sutter, "Experiments in Low Power FPGA Design", Proceedings of Latin American Applied Research, 37(1), pp.99~104 (2007)
- F. Sun, "Survey of FPGA low power design", Proceedings of 2010 International Conference on Intelligent Control and Information Processing (ICICIP), pp.547~550 (2010)