Design of a High Dynamic-Range RF ASIC for Anti-jamming GNSS Receiver
2
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
Global Positioning System (GPS) is used in various fields such as communications systems, transportation systems, e-commerce, power plant systems, and up to various military weapons systems recently. However, GPS receiver is vulnerable to jamming signals as the GPS signals come from the satellites located at approximately 20,000 km above the earth. For this reason, various anti-jamming techniques have been developed for military application systems especially and it is also required for commercial application systems nowadays. In this paper, we proposed a dual-channel Global Navigation Satellite System (GNSS) RF ASIC for digital pre-correlation anti-jam technique. It not only covers all GNSS frequency bands, but is integrated low-gain/attenuation mode in low-noise amplifier (LNA) without influencing in/out matching and 14-bit analogdigital converter (ADC) to have a high dynamic range. With the aid of digital processing, jamming to signal ratio is improved to 77 dB from 42 dB with proposed receiver. RF ASIC for anti-jam is fabricated on a 0.18-μm complementary metal-oxide semiconductor (CMOS) technology and consumes 1.16 W with 2.1 V (low-dropout; LDO) power supply. And the performance is evaluated by a kind of test hardware using the designed RF ASIC.
Abstract
Global Positioning System (GPS) is used in various fields such as communications systems, transportation systems, e-commerce, power plant systems, and up to various military weapons systems recently. However, GPS receiver is vulnerable to jamming signals as the GPS signals come from the satellites located at approximately 20,000 km above the earth. For this reason, various anti-jamming techniques have been developed for military application systems especially and it is also required for commercial application systems nowadays. In this paper, we proposed a dual-channel Global Navigation Satellite System (GNSS) RF ASIC for digital pre-correlation anti-jam technique. It not only covers all GNSS frequency bands, but is integrated low-gain/attenuation mode in low-noise amplifier (LNA) without influencing in/out matching and 14-bit analogdigital converter (ADC) to have a high dynamic range. With the aid of digital processing, jamming to signal ratio is improved to 77 dB from 42 dB with proposed receiver. RF ASIC for anti-jam is fabricated on a 0.18-μm complementary metal-oxide semiconductor (CMOS) technology and consumes 1.16 W with 2.1 V (low-dropout; LDO) power supply. And the performance is evaluated by a kind of test hardware using the designed RF ASIC.
참고문헌 (8)
- Abimoussa, R., "Anti-jamming solution to narrowband CDMA interference problem", Canadian Conference on Electrical and computer Engineering, 2, pp.1057~1062 (2000)
- M.G. Amin, "A novel interference suppression scheme for global navigation satellite systems using antenna array", IEEE Journal on Selected Areas in Communications, 23(5), pp.999~1012 (2005), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- Christian Jésus B. Fayomi, "Reliable Circuit Techniques for Low-Voltage Analog Design in Deep Submicron Standard CMOS: A Tutorial", Analog Integrated Circuits and Signal Processing, 39(1), pp.21~38 (2004), Springer Nature[DOI]
- Hu, H., "A Study of GPS jamming and anti-jamming", nternational Conference on Power Electronics and Intelligent Transportation System, pp.388~391 (2009)
- Kaplan, E. D., "Understanding GPS:Principles and Applications" (2006), Artech House
- Jinho Ko, "A 19-mW 2.6-mm", sup 2, L2 dual-band CMOS GPS receiver, pp.IEEE Journal of Solid-State Circuits, 2005[DOI]
- Moulin, D., "High-Performance RF-to-Digital Translators for GPS Anti-Jam Applications", Proceedings of the 11th International Technical Meeting of the Satellite Division of The Institute of Navigation, pp.233~239 (1998)
- Parkinson, B. W., "Global Positioing System: Theory and Applications Vol. I", pp.354~355 (1996), AIAA