본문 바로가기
KERD
논문KCI 등재

Digital RF Technology for Expanding Programmability of RF Transceivers

0

조회

0

다운로드

0

인용

0

참고문헌

키워드

초록

One of the most important developments in the wireless industry within the last decade was the digitization of RF circuitry. This was in response to the incredible advancements of the mainstream CMOS technology in both processing speed and circuit density, as well as the relentless push to reduce total solution costs through integration of RF, analog and digital circuitry. Since the digital baseband part of a wireless communication channel has been traditionally implemented in the most advanced CMOS technology available at a given time for mass production, the need for single-chip CMOS integration has forced permanent changes to the way RF circuits are fundamentally designed. In this low-voltage nanometer-scale CMOS environment, the highperformance RF circuits must exploit the time-domain design paradigm and heavily rely on digital assistance. This paper revisits the digitization journey of RF circuits and offers a glimpse into the future of digital RF technology.

Abstract

One of the most important developments in the wireless industry within the last decade was the digitization of RF circuitry. This was in response to the incredible advancements of the mainstream CMOS technology in both processing speed and circuit density, as well as the relentless push to reduce total solution costs through integration of RF, analog and digital circuitry. Since the digital baseband part of a wireless communication channel has been traditionally implemented in the most advanced CMOS technology available at a given time for mass production, the need for single-chip CMOS integration has forced permanent changes to the way RF circuits are fundamentally designed. In this low-voltage nanometer-scale CMOS environment, the highperformance RF circuits must exploit the time-domain design paradigm and heavily rely on digital assistance. This paper revisits the digitization journey of RF circuits and offers a glimpse into the future of digital RF technology.

참고문헌 (28)

  1. F. M. Gardner, "Charge-pump phase-locked loops", IEEE Trans. on Communications, 28, pp.1849~1858 (1980)
  2. B. Razavi, "RF Microelectronics, Upper Saddle River" (1998), Prentice Hall
  3. T. H. Lee, "The Design of CMOS Radio-Frequency Integrated Circuits" (1998), Cambridge University Press
  4. A. A. Abidi, "RF CMOS comes of age", IEEE Journal of Solid-State Circuits, 39(4), pp.549~561 (2004)
  5. A. Matsuzawa, "Digital-centric RF CMOS technology", EEE Radio-Frequency Integration Technology (RFIT) Conf, pp.122~126 (2007)
  6. T. H. Lee, "'CMOS RF: (Still) no longer an oxymoron", Proc. of Symposium on Radio Frequency Integrated Circuits, pp.3~6 (1999)
  7. R. B. Staszewski, "Digital deep-submicron CMOS frequency synthesis for RF wireless applications", 박사, pp.2002
  8. R. B. Staszewski, "All-Digital Frequency Synthesizer in Deep-Submicron CMOS" (2006), John Wiley & Sons
  9. R. B. Staszewski, "All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS", IEEE Journal of Solid-State Circuits, 39(12), pp.2278~2291 (2004)
  10. R. B. Staszewski, "All-digital PLL and transmitter for mobile phones", IEEE Journal of Solid-State Circuits, 40(12), pp.2469~2482 (2005)
  11. R. B. Staszewski, "'A 24mm2 quad-band singlechip GSM radio with transmitter calibration in 90 nm digital CMOS", Proc. of IEEE Solid-State Circuits Conf, pp.208~209 (2008)
  12. J. Mehta, "A 0.8 mm2 all-digital SAW-less polar transmitter in 65 nm EDGE SoC", Proc. of IEEE Solid-State Circuits Conf, pp.58~59 (2010)
  13. F. O. Eynde, "A fully-integrated single-chip SOC for Bluetooth", Proc. of IEEE Solid-State Circuits Conf, pp.196~197 (2001)
  14. P. H. Bonnaud, "A fully integrated SoC for GSM", GPRS in 0.13μm CMOS, 2006, 482~483
  15. S. Mehta, "A 1.9 GHz singlechip CMOS PHS cellphone", Proc. of IEEE Solid-State Circuits Conf, pp.484~485 (2006)
  16. D. Weber, "A single-chip CMOS radio SoC for v2.1 Bluetooth applications", Proc. of IEEE Solid-State Circuits Conf, pp.364~365 (2008)
  17. L. Nathawad, "A dual-band CMOS MIMO radio SoC for IEEE 802.11n wireless LAN", Proc. of IEEE Solid- State Circuits Conf, pp.358~359 (2008)
  18. R. B. Staszewski, "RF builtin self test of a wireless transmitter", IEEE Trans. on Circuits and Systems, 54(2), pp.186~190 (2007)
  19. K. Muhammad, "The first fully integrated quad-band GSM", GPRS receiver in a 90 nm digital CMOS process, 2006, pp.41(8), 1772~1783
  20. R. B. Staszewski, "'LMS-based calibration of an RF digitally-controlled oscillator for mobile phones", IEEE Trans. on Circuits and Systems II, 53(3), pp.225~229 (2006)
  21. "GSM Specification: Radio Transmission and Reception, GSM 05.05 version 8.5.1"[URL]
  22. R. Staszewski, "Software assisted Digital RF Processor (DRPTM) for single-chip GSM radio in 90 nm CMOS", IEEE Journal of Solid-State Circuits, 45(2), pp.276~288 (2010)
  23. M. H. Perrott, "Digitallysynthesized loop filter circuit particularly useful for a phase locked loop", US patent 6,630,868, ~ (2003)
  24. R. B. Staszewski, "A first multigigahertz digitally controlled oscillator for wireless applications", IEEE Trans. on Microwave Theory and Techniques, 51(11), pp.2154~2164 (2003)
  25. R. B. Staszewski, "Digitally controlled oscillator (DCO)- based architecture for RF frequency synthesis in a deepsubmicrometer CMOS process", IEEE Trans. on Circuits and Systems II, 50(11), pp.815~828 (2003)
  26. R. B. Staszewski, "1.3 V 20 ps time-to-digital converter for frequency synthesis in 90 nm CMOS", IEEE Trans. on Circuits and Systems II, 53(3), pp.220~224 (2006)
  27. R. B. Staszewski, "All-digital PLL with ultra fast acquisition", Proc. of IEEE Asian Solid-State Circuits Conf, pp.289~292 (2005)
  28. S. Karvonen, "A low noise quadrature subsampling mixer", Proc. of IEEE Intl. Symp. on Circuits and Systems, pp.790~793 (2001)

관련 논문AI추천

이 간행물의 다른 논문 (13건)