글리치 전력소모 감소를 이용한 CPLD 저전력 알고리즘 연구
A Study of CPLD Low Power Algorithm using Reduce Glitch Power Consumption
1
조회
0
다운로드
2
인용
0
참고문헌
키워드
초록
In this paper, we proposed CPLD low power algorithm using reduce glitch power consumption. Proposed algorithm generated a feasible cluster by circuit partition considering the CLB condition within CPLD. Glitch removal process using delay buffer insertion method for feasible cluster. Also, glitch removal process using same method between feasible clusters. The proposed method is examined by using benchmarks in SIS, it compared power consumption to a CLB-based CPLD low power technology mapping algorithm for trade-off and a low power circuit design using selective glitch removal method. The experiments results show reduction in the power consumption by 15% comparing with that of and 6% comparing with that of.
Abstract
In this paper, we proposed CPLD low power algorithm using reduce glitch power consumption. Proposed algorithm generated a feasible cluster by circuit partition considering the CLB condition within CPLD. Glitch removal process using delay buffer insertion method for feasible cluster. Also, glitch removal process using same method between feasible clusters. The proposed method is examined by using benchmarks in SIS, it compared power consumption to a CLB-based CPLD low power technology mapping algorithm for trade-off and a low power circuit design using selective glitch removal method. The experiments results show reduction in the power consumption by 15% comparing with that of and 6% comparing with that of.
참고문헌 (18)
- "The MACH 4 Family Data Sheet, Advanced Micro Devices", ~ (1996)
- S. Devadas, "A Survey of Optimization Techniques Targeting Low Power VLSI Circuits", Proc. 32nd DAC, pp.242~247
- A. Chandrakasan, "Low Power CMOS Digital Design", Journal of Solid State Circuits, 27(4), pp.473~484 (1992)
- S. ErColani, "Testability measures in pseudorandom testing", IEEE Trans. Conputer-Aided Design, 11, pp.794~800 (1992)
- J. Cong, "FlowMap : An 'Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs", IEEE Transactions on Computer-Aided Design of Integrated Circuit and Systems, 13(1), pp.1~11 (1994)
- R. J Francis, "Chortle-crf : Fast Technology Mapping for Lookup Table-Based FPGAs", 28th ACM, 1991, 227~233
- Zhi-Hong Wang, "Power Minimization in LUT-Based FPGA Technology Mapping", ASP-DAC, pp.635~640 (2001)
- A. H. Farrahi, "FPGA Technology Mapping for Power Minimization", Proc. Int. Workshop on field Programmable Logic and Applications, pp.66~77 (1994)
- C. -C. Wang, "Low Power Technology Mapping by Hiding high-Transition Paths in Invisible Edges of LUT-Based FPGAs", Proc. Int. Symp. on Circuits and Systems, pp.1536~1539 (1997)
- R. J Francis, "Technology Mapping of Lookup Table-Based FPGAs for Performance", 1991 IEEE Conference on Computer Aided Design, pp.568~571
- SIS : A system for sequential Circuit Synthesis, "E. M. Sentovice", Electronics Research Laboratory, Department of Electrical Engineering and Computer Science, University of California, ~, pp.Technical Report UCM (1992), ERL M92[DOI]
- Jason Helge Anderson, "Technology Mapping for Large Complex PLDs", Design Automation Conference, pp.698~703 (1998)
- 윤충모, "시간적 조건에서 실행 시간을 개선한 CPLD 기술 매핑 알고리즘 개발", 한국 OA학회 논문집, 4(3), pp.35~46 (1999)
- Jae-Jin Kim, "A New Technology Mapping for CPLD under the time constraint", ASP-DAC, pp.235~238 (2001)
- 김재진, "상관관계에 의한 CLB구조의 CPLD저전력 기술 매핑 알고리즘", 한국컴퓨터정보학회논문지, 10(2), pp.49~58 (2005), 한국컴퓨터정보학회
- M. Hahimoto, "A Power Optimization Method Considering Glitch Reduction by Gate Sizing", Proc. Int'l Symp. on Low Power Design, pp.221~226 (1998)
- 강승일, "트랜지스터 사이징을 통한 CMOS 회로에서의 글리치 감소의 저 전력 설계에 대한 연구", pp.1999
- Kwan-Houng Lee, "A Low Power Communication Circuit Design using Selective Glitch Removal Method", FGCN2008, pp.51~56 (2008)