단위 픽셀 회로의 간소화를 통해서 해상도를 향상시킨 이차원 윤곽 검출용 시각칩
Vision chip for edge detection with resolution improvement through simplification of unit-pixel circuit
1
조회
0
다운로드
1
인용
0
참고문헌
키워드
초록
When designing image sensors including a CMOS vision chip for edge detection, resolution is a significant factor tobecause the vision chip contains many circuits such as a resistive network and several signal procesing circuits as wellas photocircuits of general image sensors such as CMOS image sensor (CIS). Low resolution restricts the use of theapplication systems. In this paper, we improve the resolution through layout and circuit optimization. Furthermore, wehave designed a printed circuit board using FPGA which controls the vision chip. The vision chip for edge detection hasbeen designed and fabricated by using 0.35m double-poly four-metal CMOS technology, and its output characteristicshave been investigated.
Abstract
When designing image sensors including a CMOS vision chip for edge detection, resolution is a significant factor tobecause the vision chip contains many circuits such as a resistive network and several signal procesing circuits as wellas photocircuits of general image sensors such as CMOS image sensor (CIS). Low resolution restricts the use of theapplication systems. In this paper, we improve the resolution through layout and circuit optimization. Furthermore, wehave designed a printed circuit board using FPGA which controls the vision chip. The vision chip for edge detection hasbeen designed and fabricated by using 0.35m double-poly four-metal CMOS technology, and its output characteristicshave been investigated.
참고문헌 (15)
- C.A.Mead, "Analog VLSI and Neural Systems" (1989), Addison- Wesley
- Z. Jia, "Recent developments in vision based target tracking for autonomous vehicles navigation", Intelligent Transportation Systems, 2006 IEEE, Proceedings (2006)
- Alireza Moini, "Vision Chips or Seeing Silicon" (1997), CHiPTec
- S. K. Mendis, "CMOS active pixel image sensors for highly integrated imaging systems", IEEE J. Solid-State Circuits, 32, pp.187~197 (1997)
- C. Y. Wu, "A new structure of the 2-D silicon retina", IEEE J. Solid-State Circuits, 30, pp.890~897 (1995)
- S. H. Suh, "Vision chip for edge detection with a function of pixel FPN reduction", J. Korean Sensors Society, 14(3), pp.191~197 (2005)
- J. S. Kong, "Resolution improvement of a CMOS vision chip for edge detection by separating photosensing and edge detection circuits", J. Korean Sensors Society, 15(2), pp.112~119 (2006)
- ”, Circuits and Systems, ISCAS 2005, "IEEE International Symposium", 2005, 2771~2774
- H. Yamada, "An integrated circuit for two-dimensional edge-detection with local adaptation based on retinal networks", OPTICAL REVIEW, 9(1), pp.1~8 (2002)
- H. Ikeda, "A novel retina chip with simple wiring for edge extraction", IEEE Photonics Technology Letters, 10(2), pp.261~263 (1998)
- J. H. Kim, "Analysis of local light adaptation mechanism in a biologically motivated CMOS vision chip for edge detection", IEEE Int. Conf. Neural Networks and Signal Processing, 통권 : 1, pp.275~278 (2003)
- R. C. Yen, "A MOS switched-capacitor instrumentation amplifier", IEEE J. Solid-State Circuits, 17(6), pp.1008~1013 (1982)
- Marcel J. M. Pelgrom, "Matching properties of MOStransistors", IEEE J. Solid-State Circuits, 24(5), pp.1433~1440 (1989)
- S. Kavadias, "Offset-free column readout circuit for CMOS image sensors", Electronics Letters, 35(24), pp.2112~2113 (1999)
- D. S. Park, "Design and fabrication of 32 ×32 foveated CMOS retina chip for edge detection with local-light adaptation", J. Korean Sensors Society, 11, pp.84~92 (2002)