본문 바로가기
KERD
논문KCI 등재

하이브리드 SPM을 위한 버퍼 공유를 활용한 새로운 버퍼 매핑 기법

New buffer mapping method for Hybrid SPM with Buffer sharing

1

조회

0

다운로드

0

인용

0

참고문헌

키워드

초록

This paper proposes a new lifetime aware buffer mapping method of a synchronous dataflow (SDF) graph on a hybrid memory system with DRAM and PRAM. Since the number of write operations on PRAM is limited, the number of written samples on PRAM is minimized to maximize the lifetime of PRAM. We improve the utilization of DRAM by mapping more buffers on DRAM through buffer sharing. The problem is formulated formally and solved by an optimal approach of an answer set programming. In experiment, the buffer mapping method with buffer sharing improves the PRAM lifetime by 63%.

Abstract

This paper proposes a new lifetime aware buffer mapping method of a synchronous dataflow (SDF) graph on a hybrid memory system with DRAM and PRAM. Since the number of write operations on PRAM is limited, the number of written samples on PRAM is minimized to maximize the lifetime of PRAM. We improve the utilization of DRAM by mapping more buffers on DRAM through buffer sharing. The problem is formulated formally and solved by an optimal approach of an answer set programming. In experiment, the buffer mapping method with buffer sharing improves the PRAM lifetime by 63%.

참고문헌 (22)

  1. G. Dhiman, "PDRAM : A Hybrid PRAM and DRAM Main Memory Sys tem", Proceedings of ACM, 2009, 664~669
  2. Y. Chang, "Endurance Enha ncement of Flash-Memory Storage Systems:An Efficient Static Wear Leveling Design", Pr oceedings of ACM, 2007, 212~217
  3. M. H. Kryder, "After Hard Drives —What Comes Next?", IEEE Transactions on Magnetics, 45(10), pp.3406~3413 (2009)
  4. P. Mangalagiri, "A Low-Power Phase Change Mem ory Based Hybrid Cache Architecture", GLSV LSI, pp.395~398 (2008)
  5. E. A. Lee, "Static Scheduling of Synchronous Data Flow Programs for Digital Signal Proces sing", IEEE Transactions on Computers, 14, pp.590~535 (1987)
  6. H. Oh, "Efficient code synthesis from e xtended dataflow graphs for multimedia applic ations", Proceedings of ACM, 2002, 275~280
  7. D. Lee, "A Lifetime Aware Buffer Ass ignment Method for Streaming Applications o n DRAM", PRAM Hybrid Memory, 2013, pp.12(36), 2013~
  8. M. Kandemir, "Banked scratch-pad memory management for reducing leakage energy consumption", Procee dings of IEEE, 2004, 120~124
  9. J. Hu, "Data allocation optimization for hybri d scratch pad memory with SRAM and nonvo latile memory", IEEE Transactions on Very L arge Scale Integration Systems, 21(6), pp.1094~1102 (2012)
  10. J. Hu, "Reducing Write Activities on Non-volatile Memories in Embedded CMPs v ia Data Migration and Recomputation", Proce edings of ACM, 2010, 350~355
  11. K. Lee, "Application specific no n-volatile primary memory for embedded sys tems", Proceedings of the IEEE, IFIP I nternational conference on Hardware, pp.Softwar e codesign and system synthesis, 2008
  12. S. Cho, "Flip-N-Write: A Simple Det erministic Technique to Improve PRAM Writ e Performance, Energy and Endurance", Proc eedings of IEEE, 2009, 347~357
  13. S. S. Bhattacharyya, "Synthesis of Embedded Software from Synchronous Dataflow Specifications", Journal o f VLSI Signal Processing 21, 21(2), pp.151~166 (1999)
  14. H. Oh, "Memory Optimal Sin gle Appearance Schedule with Dynamic Loop Count for Synchronous Dataflow Graphs", Pr oceedings of Asia and South Pacific Design Automation Conference, pp.497~502 (2006)
  15. W. Che, "Compilation of stream p rograms onto scratch-pad memory based em bedded multicore processors through retimin g", Proceedings of ACM, 2011, 122~127
  16. W. Che, "Scheduling of Stream P rograms onto SPM Enhanced Processors wit h Code Overlay", Proceedings of IEEE, 2011, 9~18
  17. S. Udayakumaran, "Dynamic allocation for scratch-pad memory using compile-time decisions", ACM Transac tions on Embedded Computing Systems, 5(2), pp.472~511 (2006)
  18. M. Kandemir, "Dyna mic management of scratch-pad memory spa ce", Proceedings of ACM, 2001, 690~695
  19. J. Choi, "Executing S ynchronous Dataflow Graphs on an SPM bas ed Multi-core Architecture", Proceedings of ACM, 2012, 664~671
  20. 이정훈, "저전력 내장형 시스템을 위한 PCM 메인 메모리", 대한임베디드공학회논문지, 10(6), pp.391~397 (2015), 대한임베디드공학회[DOI]
  21. 주용수, "비휘발성 메모리 기반 캐시의 쓰기 작업최적화를 위한 캐시 시뮬레이터 설계", 대한임베디드공학회논문지, 11(2), pp.87~95 (2016), 대한임베디드공학회[DOI]
  22. M. Gebser, "Potassc o: The Potsdam Answer Set Solving Collecti on", AI Communications, 24(2), pp.105~124 (2011)

관련 논문AI추천

이 간행물의 다른 논문 (6건)