Security SoC Architecture with Hardware-Based Pre-Authentication
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
Edge Devices with limited power and processing performance need the help of hardware-based security solutions in order to provide sufficient security services. The hardware-based security solutions have been proposed to separate hardware resources into the secure area and the normal area and determine whether accessible according to the secure mode of the processor. The solutions determine secure mode based on the importance of the application or to let the user decide. However, this makes it possible for unauthorized users to access the secure area when the device is stolen or replicated. To solve this problem, we propose a hardware-based pre-authentication protocol which determines if the edge device is a safe situation. The proposed pre-authentication protocol includes all the processes the chip producing, issuing, and using. SoC with the Core-A processor and pre-authentication module was implemented as a hardware chip, and it was confirmed that Core-A enters secure mode after succeeding in the pre-authentication protocol.
Abstract
Edge Devices with limited power and processing performance need the help of hardware-based security solutions in order to provide sufficient security services. The hardware-based security solutions have been proposed to separate hardware resources into the secure area and the normal area and determine whether accessible according to the secure mode of the processor. The solutions determine secure mode based on the importance of the application or to let the user decide. However, this makes it possible for unauthorized users to access the secure area when the device is stolen or replicated. To solve this problem, we propose a hardware-based pre-authentication protocol which determines if the edge device is a safe situation. The proposed pre-authentication protocol includes all the processes the chip producing, issuing, and using. SoC with the Core-A processor and pre-authentication module was implemented as a hardware chip, and it was confirmed that Core-A enters secure mode after succeeding in the pre-authentication protocol.
참고문헌 (19)
- V. Costan, "Intel SGX Explained", IACR Cryptology ePrint Archive 2016, 1~118 (2016)
- "TrustZone"[URL]
- J. Burke, "Architectural support for fast symmetric-key cryptography", ACM SIGOPS Operating Systems Review, pp.34~ (2000)
- S. Tillich, "An instruction set extension for fast and memory-efficient AES implementation", IFIP International Conference on Communications and Multimedia Security, pp.11~21 (2005)
- S. Tillich, "Instruction set extensions for efficient AES implementation on 32-bit processors", International workshop on cryptographic hardware and embedded systems, Springer, Berlin, Heidelberg, p, pp.270~284 (2006)
- "CryptoBlaze: 8-Bit Security Microcontroller"[URL]
- Breakthrough AES performance with intel AES new instructions, "K. Akdemir", ~ (2010)
- S. O'Melia, "Enhancing the performance of symmetric-key cryptography via instruction set extensions", IEEE transactions on very large scale integration(VLSI)systems, 18(11), pp.1505~1518 (2009)
- L. Wu, "CryptoManiac: a fast flexible architecture for secure communication", Proceedings 28th Annual International Symposium on Computer Architecture, pp.110~119 (2001)
- R. Buchty, "Cryptonite–A programmable crypto processor architecture for high-bandwidth applications", International Conference on Architecture of Computing Systems, pp.184~198 (2004)
- Kerry, C. F, "Digital signature standard(DSS)" (2013), Federal Information Processing Standards Publication
- "IEEE Std 1363a, “IEEE Standard Specifications for Public-Key Cryptography-Amendment 1: Additional Techniques,” Mar. 2004", ~ (2004)
- B. D. Choi, "Integrated circuit design for physical unclonable function using differential amplifiers", Analog integrated circuits and signal processing, 66(3), pp.467~474 (2011)
- J. H. KIM, "Design of high-performance 32-bit embedded processor", 2008 International SoC Design Conference, pp.III-54~III-55 (2008), IEEE
- Standard, NIST-FIPS, "Announcing the advanced encryption standard (AES)", pp.1~51 (2001), Federal Information Processing Standards Publication
- H. J. Lee, "The SEED encryption algorithm", RFC 4269, ~ (2005)
- V. S. Miller, "Use of elliptic curves in cryptography", Conference on the Theory and Application of Cryptographic Techniques, pp.417~426 (1985)
- J. H. Burrows, "Secure hash standard" (1995), Department of Commerce Washington DC
- A. Rukhin, "A statistical test suite for random and pseudorandom number generators for cryptographic applications" (2001), Booz-Allen and Hamilton Inc Mclean Va