MV – HEVC Chip Design Using High Level Synthesis
0
조회
0
다운로드
1
인용
0
참고문헌
키워드
초록
This study proposed a system that MV-HEVC design using High-Level Synthesis (HLS). There are several improvements in MV-HEVC Design. First of all, using HLS tool enables designers to quickly verify feasibility of different hardware-software boundaries. The system uses more than Mb size memory even in very small environment such as MV-HEVC. Instead of using memory inside the chip, it uses external memory, especially memory such as DDR1, which can operates at low speeds. IO is not specially designed for memory use, but to allow memory access using GPIO. Low power delay is implemented to control skew between data and memory control that can operate at low speed. The implementation of the algorithm made the chip through the Samsung 65nm foundry process. In conclusion, we designed hardware of MV-HEVC for real-time coding of multi-view video. And the design improves and optimizes the coding speed through integrated design of SW / HW using SoC. And also, we designed a system that can use more than Mb of memory at low speeds, such as MV-HEVC environments.
Abstract
This study proposed a system that MV-HEVC design using High-Level Synthesis (HLS). There are several improvements in MV-HEVC Design. First of all, using HLS tool enables designers to quickly verify feasibility of different hardware-software boundaries. The system uses more than Mb size memory even in very small environment such as MV-HEVC. Instead of using memory inside the chip, it uses external memory, especially memory such as DDR1, which can operates at low speeds. IO is not specially designed for memory use, but to allow memory access using GPIO. Low power delay is implemented to control skew between data and memory control that can operate at low speed. The implementation of the algorithm made the chip through the Samsung 65nm foundry process. In conclusion, we designed hardware of MV-HEVC for real-time coding of multi-view video. And the design improves and optimizes the coding speed through integrated design of SW / HW using SoC. And also, we designed a system that can use more than Mb of memory at low speeds, such as MV-HEVC environments.
참고문헌 (8)
- D. A. Johns, "Analog Integrated Circuit Design", pp.188~ (1997), Jonh Wiley & Sons
- S. H. Jung, "An integrated CMOS DC-DC converter for battery-operated systems", Power Electronics Specialists Conference, 1999. PESC 99. 30th Annual IEEE, 1(2), pp.43~ (1999)
- R. W. Erickson, "Fundamentals of Power Electronics" (2001), Springer
- Cong, J, "High-Level Synthesis for FPGAs: From Prototyping to Deployment", Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 30(4), pp.473~491 (2011)
- Rafal Kulaga, "FPGA Implementation of Decision Trees and Tree Ensembles for Character Recognition in Vivado HLS", ~ (2015)
- Jason Cong, "Fellow, IEEE, Bin Liu, Stephen Neuendorffer, High-Level Synthesis for FPGAs: From Prototyping to Deployment", IEEE, ~ (2011)
- E. Kalali, "A low energy HEVC inverse transform hardware", IEEE Transactions on Consumer Electronics (2014)
- K.L. Yeung, "Throughput analysis for input-buffered ATM switches with multiple FIFO queues per input port", IEEE, ~ (1997)