제한조건을 고려한 효율적 회로 설계 알고리즘
An efficient circuit design algorithm considering constraint
2
조회
0
다운로드
5
인용
0
참고문헌
키워드
초록
In this paper, An efficient circuit design algorithm considering constraint is proposed. The proposed algorithm sets up in time constraint and area constraint, power consumption constraint for a circuit implementation. First, scheduling process for time constraint. Select the FU(Function Unit) which is satisfied with time constraint among the high level synthesis results. Analyze area and power consumption of selected FUs. Constraint set for area and power constraint. Device selection to see to setting condition. Optimization circuit implementation in selected device. The proposed algorithm compared with [7] and [8] algorithm. Therefore the proposed algorithm is proved an efficient algorithm for optimization circuit implementation.
Abstract
In this paper, An efficient circuit design algorithm considering constraint is proposed. The proposed algorithm sets up in time constraint and area constraint, power consumption constraint for a circuit implementation. First, scheduling process for time constraint. Select the FU(Function Unit) which is satisfied with time constraint among the high level synthesis results. Analyze area and power consumption of selected FUs. Constraint set for area and power constraint. Device selection to see to setting condition. Optimization circuit implementation in selected device. The proposed algorithm compared with [7] and [8] algorithm. Therefore the proposed algorithm is proved an efficient algorithm for optimization circuit implementation.
참고문헌 (12)
- J. Cong, "FlowMap : An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs", IEEE Transactions on Computer-Aided Design of Integrated Circuit and Systems, 13(1), pp.1~11 (1994)
- R. J Francis, "Chortle-crf : Fast Technology Mapping for Lookup Table-Based FPGAs", 28th ACM, 1991, 227~233
- R. J Francis, "Technology Mapping of Lookup Table-Based FPGAs for Performance", IEEE Conference on Computer Aided Design, pp.568~571 (1991)
- SIS : A system for sequential Circuit Synthesis, "E. M. Sentovice", Electronics Research Laboratory, Department of Electrical Engineering and Computer Science, University of California, ~, pp.Technical Report UCM (1992), ERL M92[DOI]
- Jason Helge Anderson, "Technology Mapping for Large Complex PLDs", Design Automation Conference, pp.698~703 (1998)
- 윤충모, "시간적 조건에서 실행 시간을개선한 CPLD 기술 매핑 알고리즘 개발,", 한국OA 학회 논문집, 4(3), pp.35~46 (1999)
- 김재진, "상관관계에 의한 CLB구조의 CPLD저전력 기술 매핑 알고리즘", 한국컴퓨터정보학회논문지, 10(2), pp.49~58 (2005), 한국컴퓨터정보학회
- 김재진, "시간 제약 조건과 면적을 고려한 효율적인 CPLD기술 매핑", 한국컴퓨터정보학회논문지, 10(3), pp.11~18 (2005), 한국컴퓨터정보학회
- 정우성, "에너지 소모 최소화를 위한 다중 전압 스케쥴링 기법", 석사, pp.2009
- 최지영, "시간 제약 조건하에서의 최적 모듈 선택에 의한 저전력 스케쥴링 알고리듬의 설계", 박사, pp.2004
- 김재진, "CPLD를 위한 RTL 바인딩과 저전력 기술 매핑 알고리즘", (사)디지털산업정보학회 논문지, 3(1), pp.21~26 (2007), (사)디지털산업정보학회
- 김재진, "이동형 시스템에서 프로세서의 전력 소모 최소화를 위한 주파수 선택 알고리즘", (사)디지털산업정보학회 논문지, 4(1), pp.9~16 (2008), (사)디지털산업정보학회