이동형 시스템에서 프로세서의 전력 소모 최소화를 위한 주파수 선택 알고리즘
A Frequency Selection Algorithm for Power Consumption Minimization of Processor in Mobile System
0
조회
0
다운로드
2
인용
0
참고문헌
키워드
초록
This paper presents a frequency selection algorithm for minimization power consumption of processor in Mobile System. The proposed algorithm has processor designed low power processor using clock gating method. Clock gating method has improved the power dissipation by control main clock through the bus which is embedded clock block applying the method of clock gating. Proposed method has compared power consumption considered the dynamic power for processor, selected frequency has considered energy gain and energy consumption for designed for processor. Or reduced power consumption with decreased processor speed using slack time. This technique has improved the life time of the mobile systems by clock gating method, considered energy and using slack time. As an results, the proposed algorithm reduce average power saving up to 4% comparing to not apply processor in mobile system.
Abstract
This paper presents a frequency selection algorithm for minimization power consumption of processor in Mobile System. The proposed algorithm has processor designed low power processor using clock gating method. Clock gating method has improved the power dissipation by control main clock through the bus which is embedded clock block applying the method of clock gating. Proposed method has compared power consumption considered the dynamic power for processor, selected frequency has considered energy gain and energy consumption for designed for processor. Or reduced power consumption with decreased processor speed using slack time. This technique has improved the life time of the mobile systems by clock gating method, considered energy and using slack time. As an results, the proposed algorithm reduce average power saving up to 4% comparing to not apply processor in mobile system.
참고문헌 (15)
- A.Chandrakasan, "Low power digital CMOS design" (1995), Kluwer Academic Publishers
- Qing Wu, "Clock-Gating and Its Application to Low Power Design of Sequential Circuits", IEEE Custom Interated Circuits Conference, pp.479~482 (1997)
- D. Garrett, "Challenges in clock gating for a low-power ASIC methodology", Proc. ISLPED, pp.176~181 (1999)
- T.Mudge, "power: a first-class architectural design constraint", IEEE COMPUT, 34(4), pp.52~58 (2001)
- Pietro Babighian, "A Scalable Algorithm for RTL Insertion of Gated Clocks Based on ODCs Computation", IEEE transactions on Computer-Aided Design of Integrated Circuits And Systems, 24(1), pp.29~42 (2005)
- Padamnabhan Pillai, "Real time Dynamic voltage scaling for low power embedded operating system", In Proceeding of the 18th ACM symposium on Operating System Principles (SOSP-01), pp.89~102 (2001)
- A. P. Chandrakasan, "Low-Power CMOS digital design", IEEE J. of Solid-State Circuits, pp.473~484 (1992)
- A.Chandrakasan, "Low power digital CMOS design" (1995), Kluwer Academic Publishers
- 조준동, "소자의 스위칭 동작 최소화를 통한 디지털 회로 저전력 상위 레벨 최적화에 대한 연구", 서울대 반도체 공동연구소, ~ (1997)
- 조준동, "및 아키텍쳐 수준 저전력 설계자동화", 전자공학회, ~ (1997)
- M. Pedram, "ACM Transactions on Design Automaton", 1(1), pp.3~56 (1996)
- G. Friedman, "Clock distribution design in VLSI circuits: an overview", Proc. IEEE ISCAS, pp.1475~1478 (1994)
- Qing Wu, "Clock-Gating and Its Application to Low Power Design of Sequential Circuits", IEEE Custom Interated Circuits Conference, pp.479~482 (1997)
- Johan Pouwelse, "Energy priority scheduling for variable voltage processors", In Proceeding of Low Power Electronics and Design International Symposium, pp.8~33 (2001)
- 하란, "이동형 시스템에서의 저전력 기법", 홍익대학교 과학기술연구논문집, 통권 : 15, pp.177~185 (2004)