Performance Analysis of 403.5MHz CMOS Ring Oscillator Implemented for Biomedical Implantable Device
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
With the increasing advancement of VLSI technology, health care system is also developing to serve the humanity with better care. Therefore, biomedical implantable devices are one of the amazing important invention of scientist to collect data from the body cell for the diagnosis of diseases without any pain. This Biomedical implantable transceiver circuit has several important issues. Oscillator is one of them. For the design flexibility and complete transistor-based architecture ring oscillator is favorite to the oscillator circuit designer. This paper represents the design and analysis of the a 9-stage CMOS ring oscillator using cadence virtuoso tool in 180㎚ technology. It is also designed to generate the carrier signal of 403.5MHz frequency. Ring oscillator comprises of odd number of stages with a feedback circuit forming a closed loop. This circuit was designed with 9-stages of delay inverter and simulated for various parameters such as delay, phase noise or jitter and power consumption. The average power consumption for this oscillator is 9.32㎼ and average phase noise is only –86 dBc/Hz with the source voltage of 0.8827V.
Abstract
With the increasing advancement of VLSI technology, health care system is also developing to serve the humanity with better care. Therefore, biomedical implantable devices are one of the amazing important invention of scientist to collect data from the body cell for the diagnosis of diseases without any pain. This Biomedical implantable transceiver circuit has several important issues. Oscillator is one of them. For the design flexibility and complete transistor-based architecture ring oscillator is favorite to the oscillator circuit designer. This paper represents the design and analysis of the a 9-stage CMOS ring oscillator using cadence virtuoso tool in 180㎚ technology. It is also designed to generate the carrier signal of 403.5MHz frequency. Ring oscillator comprises of odd number of stages with a feedback circuit forming a closed loop. This circuit was designed with 9-stages of delay inverter and simulated for various parameters such as delay, phase noise or jitter and power consumption. The average power consumption for this oscillator is 9.32㎼ and average phase noise is only –86 dBc/Hz with the source voltage of 0.8827V.
참고문헌 (21)
- Spectrum Management and Telecommunications Radio Standards Specification, "Medical Devices Operating in the 401-406㎒ Frequency Band", Spectrum Management and Telecommunications Industry Canada, ~ (2010)
- Amendment of parts 2 and 95 to the Communication’s Rules to Establish a Medical Implant Communication Service at 401-402 and 405-406MHz, "Federal Communications Commission", Federal Communications Commission, ~ (2009)
- Ajay Kumar Mahato, "Ultra Low Frequency CMOS Ring Oscillator Design", IEEE Proceedings of 2014 Recent Advances in Engineering and Computational Sciences (2014)
- Shruti Suman, "An Improved Performance Ring Oscillator Design", IEEE Proceedings of 2012Second International Conference on Advanced Computing & Communication Technologies (2012)
- S. Balaji Ramakrishna, "Design and performance analysis of low frequency CMOS ring oscillator using 90nm technology", Proceedings of 2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (2016)
- Akansha Shrivastava, "Performance evaluation of five stage VCO ring oscillator with reverse substrate bias and SAL technique using nanoscale CMOS technology", IEEE Proceedings of 2013 Third International Conference on Advanced Computing & Communication Technologies (2013)
- J.K. Panigrahi, "Performance analysis and design of wide-band CMOS voltage-controlled ring oscillator", IEEE Proceedings of 2010 5th International Conference on Industrial and Information Systems (2010)
- R.J. Baker, "CMOS Circuit Desig, Layout, and Simulation", IEEE Press Series on Microelectronic System 2nd edition (2007)
- J. M. Rabaey, "Digital Integrated Circuits", pp.2003, Pearson
- Pankaj Gautam, "Design of CMOS Inverter Using Different Aspect Ratios", EATHD-2015Conference Proceeding (2015)
- N. Hedenstierna, "CMOS circuit speed and buffer optimization", IEEE Transaction Computer Aided Design : Integrated Circuits Systems, 6(2), pp.270~281 (1987)
- L. Bisdounis, "Propagation delay and short circuit power dissipation modelling of the CMOS inverter", IEEE Transaction of Circuits System International, Fundamental, 45(3), pp.259~270 (1998)
- B Razavi, "Design of Analog CMOS Integrated Circuits" (2002), Mc-Graw-HILL
- N. Weste, "CMOS VLSI Design", pp.2005, Pearson
- ZQ Lu, "A low-phase-noise 900-MHz CMOS ring oscillator with quadrature output", Analog Integrated circuits and Signal processing, 49(1), pp.27~30 (2006)
- F. Herzel, "A study of oscillator jitter due to supply and substrate noise", IEEE Transactions on Circuits and SystemsII: Analog and Digital Signal Processing, 46(1), pp.56~62 (1999)
- J. A. McNeill, "Jitter in ring oscillators", IEEE Journal of Solid-State Circuits, 32(6), pp.870~879 (1997)
- A. Hajimiri, "The Design of Low Noise Oscillators" (1999), Kluwer Academic Press
- L. Dai, "Design of Low Phase Noise CMOS Ring Oscillators", IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 49(5), pp.328~338 (2002)
- A. A. Abidi, "Phase Noise and Jitter in CMOS Ring Oscillator", IEEE Journal of Solid-State Circuits, 41(8), pp.1803~1816 (2006)
- Xiang Gao, "Jitter Analysis and a Benchmarking Fig-of-Merit for Phase-Locked Loops", IEEE Transactions on Circuits and Systems II : Express Briefs, 56(2), pp.117~121 (2009)