본문 바로가기
KERD
논문KCI 등재

저비용 네트워크 기반 임베디드 시스템을 위한 시간동기 기술

Fault-tolerant clock synchronization for low-cost networked embedded systems

1

조회

0

다운로드

1

인용

0

참고문헌

주제분류공학일반

초록

Abstract

Networked embedded systems using the smart device and fieldbus technologies are now found in many industrial fieldsrest of the system can cause many difficulties in the design and implementation of a networked system. To provide anetworked system with a global reference time, the problem of clock synchronization has been intensively studied overthe decades. However, many of the existing solutions, which are mainly developed for large scale distributed computersystems, cannot be directly applied to embedded systems. This paper presents a fault-tolerant clock synchronizationtechnique that can be used for a low-cost embedded system using a CAN bus. The effectiveness of the proposed methodis demonstrated with a set of microcontrolers and DC motor-based actuators.

참고문헌 (23)

  1. "Distributed control system for turbine engines", 121, pp.102~107 (1999)
  2. "Expanding automotive electronic systems", 35(1), pp.88~93
  3. "“Real-time control systems with delays”" (1998), PhD Thesis, Lund Institute of Technology, Sweden
  4. "Networked control system: A brief survey", 153(4), pp.403~412 (2006)
  5. "“Control methodologies in networked control systems”", 11, pp.1099~1111 (2003)
  6. "“An observer-based compensator for distributed delays”", 26, pp.903~908 (1990)
  7. "“Closed-loop control of systems over a communications network with queues”", 62(3), pp.493~510 (1995)
  8. "Real-time systems: Design principles for distributed embedded applications" (1997), Kluwer
  9. "“네트워크 기반 steer-by-wire 시스템을 위한 지능형 엑츄에이터 제어”", 15(6) (2006)
  10. "“A paradigm for reliable clock synchronization”" (1986), Cornell University
  11. "“Faulttolerant clock synchronization in distributed systems”", 23, pp.33~42 (1990)
  12. "“Performance evaluation of clock synchronization algorithms”" (1998), Tech. Report N3526, Unite de recherche INRIA Rennes, IRISA, Campus universitaire de Beaulieu, France
  13. "“Design and simulation of clock synchronization in distributed systems”" (1996), PhD Thesis, Technical University of Vienna, Austria
  14. "“Formal verification of algorithms for critical systems”", 19, pp.13~23 (1993)
  15. "FlexRay Requirement Specification, ver 2.0.2,"
  16. "Ethernet rules closed-loop system", pp.39~42, InTech
  17. "“Embedded system design issuesthe rest of the story”" (1996)
  18. "“Standard for precision clock synchronization protocol for networked measurement and control systems”" (2002)
  19. "“IEEE-1588 node synchronization improvement by high stability oscillators”" (2003)
  20. "“An election algorithm for a distributed clock synchronization program” University of California" (1985)
  21. "“Faulttolerant clock synchronization in CAN”" (1998)
  22. "“A new fault-tolerant algorithm for clock synchronization”", 77, pp.1~36 (1988)
  23. "Feedback control of dynamic systems (5th Ed.)," (2006), Prentice Hall

관련 논문AI추천

이 간행물의 다른 논문 (11건)