재방문이 있는 흐름공정의 이종목적 계획을 위한 우선순위 목표계획법 기반의 휴리스틱 방법

키워드

참고문헌 (25)

1. Baykasoglu, A., "A taboo search based approach to find the Pareto optimal set in multiple objective optimization", Engineering Optimization, 31, pp.731~748 (1999)
2. Charnes, A., "Management model and industrial application of linear programming" (1961), John Wiley and Sons
3. Cho, H. M., "Bi-objective scheduling for reentrant hybrid flow shop using Pareto genetic algorithm", Computer and Industrial Engineering, 61, pp.529~541 (2011)
4. Ehteshami, B., "Tradeoffs in cycle time management : hot lots", Transactions on Semiconductor Manufacturing, 5(2), pp.101~106 (1992)
5. Gupta, J. N. D., "Operational planning and control of semiconductor wafer production", Production Planning and Control, 17(7), pp.639~647 (2006)
6. Ignizio, J. P., "A review of goal programming : A tool for multi objective analysis", Journal of Operational Research Society, 29(11), pp.1109~1119 (1978)
7. Kang, H. H., "Make-to-order scheduling in foundry semiconductor fabrication", International Journal of Production Research, 45(3), pp.615~630 (2007)
8. Kim, S., "Stepper scheduling in semiconductor wafer fabrication process", Proceedings of the International Conference on Modeling and Analysis of Semiconductor Manufacturing, pp.157~162 (2000)
9. Kim, S., "Shift scheduling for steppers in the semiconductor wafer fabrication process", IIE Transactions, 34, pp.167~177 (2002)
10. Lee, B., "A due-date based production control policy using WIP balance for implementation in semiconductor fabrications", INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 46(20), pp.5515~5529 (2008), TAYLOR FRANCIS LTD
11. Lee, Y. H., "Manufacturing cycle time reduction using balance control in the semiconductor fabrication line", Production Planning and Control, 13(6), pp.529~540 (2002)
12. Lee, Y. H., "Push-pull production planning of the reentrant process", International Journal of Advanced Manufacturing Technology, 22, pp.922~931 (2003)
13. Lee, Y. H., "Experimental study on input and bottleneck scheduling for a semi conductor fabrication line", IIE Transactions, 34, pp.179~190 (2002)
14. 김수영, "Production planning in semiconductor wafer fab considering variable cycle times", COMPUTERS & INDUSTRIAL ENGINEERING, 33(3-4), pp.713~716, PERGAMON-ELSEVIER SCIENCE LTD
15. Linn, R., "Hybrid flow shop scheduling : a survey", Computers and Industrial Engineering, 37, pp.57~61 (1999)
16. Lin, Y. H., "A total standard WIP estimation method wafer fabrication", European Journal of Operation research, 131, pp.78~94 (2001)
17. Lu, S. C. H., "Efficient scheduling policies to reduce mean and variance of cycletime in semiconductor manufacturing plants", IEEE Transactions semiconductor manufac, 7(3), pp.374~388 (1994)
18. Park, Y., "Mean value analysis of reentrant line with batch machines and multi-class jobs", Computers and Operations Research, 29, pp.1009~1024 (2002)
19. Robinson, J., "Wafer fab cycle time management using MES data", Proceedings of the International Conference on Modeling and Analysis of Semiconductor Manufacturing, pp.183~187 (2000)
20. Rose, O., "Estimation of the cycle time distribution of a wafer fab by a simple simulation model", Proceedings of the International Conference on Semiconductor Manufacturing Operational Modeling and Simulation, pp.133~138 (1999)
21. Rose, O., "Improved simple simulation models for semiconductor wafer factories", Proceedings of the Winter Simulation Conference, pp.1708~1712 (2007)
22. Sarin, S. C., "A survey of dispatching rules for operational control in wafer fabrication", Production planning and Control, 22(1), pp.4~24 (2011)
23. Spearman, M. L., "CONWIP : a pull alternative to kanban", International Journal of Production Research, 28(5), pp.879~894 (1990)
24. Vargas-Villamil, F. D., "A hierarchical approach to production control of reentrant semiconductor manufacturing lines", IEEE Transactions on Control Systems Technology, 11(4), pp.578~587 (2003)
25. Yea, S. H., "A shift scheduling in semiconductor wafer fabrication", 석사, pp.1997

관련 논문AI추천