Implementation of power regulation unit for biomedical implantable devices
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
Power supply of the biomedical devices such as pacemakers, artificial hearts, function electrical stimulators, monitoring devices, and retinal stimulator for long term operation is a challenging task. A major issue involved in the wireless power supply is the power flow regulation with proper efficiency. Therefore, a stable power regulating unit is required including band-gap reference (BGR) circuit and regulator to power up the implant with a stable dc voltage. In this paper, a temperature compensated BGR is proposed along with a stable capacitor-less low dropout (LDO) regulator. The proposed analog domain-based circuits are manufactured in SK Hynix 0.18um CMOS technology. The circuits presented in this paper have been implemented and the results have shown that the first bandgap reference (BGR) circuit has achieved power supply rejection ratio of 66 dB at room temperature. The gain of the proposed LDO regulator is 60dB. Furthermore, the drop out voltages of the LDO regulator is less than 200 mV. The stability of the regulator is measured with different capacitive load and currents and the gains in accordance with frequency response.
Abstract
Power supply of the biomedical devices such as pacemakers, artificial hearts, function electrical stimulators, monitoring devices, and retinal stimulator for long term operation is a challenging task. A major issue involved in the wireless power supply is the power flow regulation with proper efficiency. Therefore, a stable power regulating unit is required including band-gap reference (BGR) circuit and regulator to power up the implant with a stable dc voltage. In this paper, a temperature compensated BGR is proposed along with a stable capacitor-less low dropout (LDO) regulator. The proposed analog domain-based circuits are manufactured in SK Hynix 0.18um CMOS technology. The circuits presented in this paper have been implemented and the results have shown that the first bandgap reference (BGR) circuit has achieved power supply rejection ratio of 66 dB at room temperature. The gain of the proposed LDO regulator is 60dB. Furthermore, the drop out voltages of the LDO regulator is less than 200 mV. The stability of the regulator is measured with different capacitive load and currents and the gains in accordance with frequency response.
참고문헌 (16)
- M. Mohammed, "Design methodology for MOSFET-based voltage reference circuits implemented in 28 nm CMOS technology", Int. J. Electron. Commun. Int. J. Electron. Commun., 70(5), pp.568~577 (2016)
- Y. P. Tsividis, "Accurate analysis of temperature effects in I", SUB c, SUB BE, pp.characteristics with application to bandgap reference sources, IEEE J. Solid-State Circuits[DOI]
- H. Banba, "A CMOS bandgap reference circuit with sub-1-V operation", IEEE J. Solid-State Circuits, 34(5), pp.670~674 (1999)
- G. De Vita, "A Sub-1-V, 10 ppm", °C, Nanopower Voltage Reference Generator, 2007, pp.42(7), 1536~1542
- L. Magnelli, "A 2. 6 nW, 0. 45 v temperature-compensated subthreshold CMOS voltage reference", IEEE J. Solid-State Circuits, 46(2), pp.465~474 (2011)
- A. Saberkari, "Output-capacitorless CMOS LDO regulator based on high slew-rate current-mode transconductance amplifier", Proc. - IEEE Int. Symp. Circuits Syst., pp.1484~1487 (2013)
- R. J. Milliken, "Full On-Chip CMOS Low-Dropout Voltage Regulator", IEEE Trans. Circuits Syst. I Regul. Pap., 54(9), pp.1879~1890 (2007)
- P. Y. Or, "An output-capacitorless low-dropout regulator with direct voltage-spike detection", IEEE J. Solid-State Circuits, 45(2), pp.458~466 (2010)
- P. Y. Or, "An Output-Capacitorless Low-Dropout Regulator With Direct Voltage-Spike Detection", IEEE J. Solid-State Circuits, 45(2), pp.458~466 (2010)
- M. Ho, "Dynamic Bias-Current Boosting Technique for Ultralow-Power Low-Dropout Regulator in Biomedical Applications", IEEE Trans. Circuits Syst. II Express Briefs, 58(3), pp.174~178 (2011)
- S. Chong, "A 0.9-μ A Quiescent Current Output-Capacitorless LDO Regulator With Adaptive Power Transistors in 65-nm CMOS", IEEE Trans. Circuits Syst. I Regul. Pap, 60(4), pp.1072~1081 (2013)
- R. Fathipour, "High slew rate current mode transconductance error amplifier for low quiescent current output-capacitorless CMOS LDO regulator", Integr. VLSI J., 47(2), pp.204~212 (2014)
- B. J. Hosticka, "Improvement of the gain of MOS amplifiers", IEEE J. Solid-State Circuits, 14(6), pp.1111~1114 (1979)
- E. Sackinger, "A high-swing, high-impedance MOS cascode circuit", IEEE J. Solid-State Circuits, 25(1), pp.289~298 (1990)
- M. Ho, "A low-power fast-transient 90-nm low-dropout regulator with multiple small-gain stages", IEEE J. Solid-State Circuits, 45(11), pp.2466~2475 (2010)
- Ka Nang Leung, "A capacitor-free cmos low-dropout regulator with damping-factor-control frequency compensation", IEEE J. Solid-State Circuits, 38(10), pp.1691~1702 (2003)