3.3kV 항복 전압을 갖는 저저항 SC-SJ(Shielding
Connected-Super Junction) 4H-SiC UMOSFET Low Resistance SC-SJ(Shielding Connected-Super Junction) 4H-SiC UMOSFET with 3.3kV Breakdown Voltage
2
조회
0
다운로드
2
인용
0
참고문헌
키워드
초록
본 논문에서는 기존 4H-SiC SJ UMOSFET 구조의 p-pillar을 기존 UMOSFET의 shielding 영역 아래로 배치시키는SC-SJ(Shielding Connected-Super Junction) UMOSFET 구조를 제안한다. 제안한 SC-SJ UMOSFET의 경우 p-pillar와shielding 영역이 공존하여 산화막에서 전계에 의한 항복이 발생하지 않도록 하며, 이는 pillar의 도핑 농도 상승을 가능하게한다. 결과적으로 온저항을 낮춤으로서 소자의 정적 특성을 개선한다. Sentaurus TCAD 시뮬레이션을 통해 기존 구조와 제안한 구조의 정적 특성을 비교, 분석하였다. 제안한 SC-SJ UMOSFET은 기존 구조에 비해 항복전압의 변화 없이 50% 감소된 온저항을 얻을 수 있다.
Abstract
In this paper, we propose SC-SJ(Shielding Connected-Super Junction) UMOSFET structure in which p-pillars ofconventional 4H-SiC Super Junction UMOSFET structures are placed under the shielding region of UMOSFET. In thecase of the proposed SC-SJ UMOSFET, the p-pillar and the shielding region are coexisted so that no breakdown by theelectric field occurs in the oxide film, which enables the doping concentration of the pillar to be increased. As a result,the on-resistance is lowered to improve the static characteristics of the device. Through the Sentaurus TCAD simulation,the static characteristics of proposed structure and conventional structure were compared and analyzed. The SC-SJUMOSFET achieves a 50% reduction in on - resistance compared to the conventional structure without any change inthe breakdown voltage.
참고문헌 (11)
- Huang Runhua, "Design and fabrication of a 3.3kV 4H-SiC MOSFET", Journal of Semiconductors, 36(9) (2015)[DOI]
- X. Li, "Shielded Gate SiC Trench Power MOSFET with Ultra-Low Switching Loss", Materials Science Forum, 924, pp.765~769 (2018)[DOI]
- B. Hull, "Reliability and stability of SiC power MOSFETs and next-generation SiC MOSFETs", Proceeding of the IEEE Workshop Wide Bandgap Power Devices Appl. (WiPDA), pp.139~142 (2014)
- Bo Zhang, "Concept and design of super junction devices", Journal of Semi-conductors, 39(2) (2018)[DOI]
- Florin Udrea, "Superjunction Power Devices, History, Development, and Future Prospects", IEEE Transactions on Electron Devices, 64(3), pp.713~727 (2017), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- Shengdong Hu, "A comparative study of a deep-trench superjunction SiC VDMOS device", Journal of Computational Electronics, 18(2), pp.553~560 (2019), Springer Science and Business Media LLC[DOI]
- B. J. Baliga, "Fundamentals of Power Semiconductor Devices", pp.23~166 (2010), Springer
- S. A. Suliman, "The impact of trench geometry and processing on the performance and reliability of low voltage power UMOSFETs", Proceeding of the IEEE International Reliability Physics Symposium. (IRPS), pp.308~314 (2011)
- B. Powell, "3300V SiC DMOSFETs Fabricated in High-Volume 150 mm CMOS Fab", Materials Science Forum, 924, pp.731~734 (2018)[DOI]
- Richard K. Williams, "The Trench Power MOSFET: Part I—History, Technology, and Prospects", IEEE Transactions on Electron Devices, 64(3), pp.674~691 (2017), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- B.J. Baliga, "Power semiconductor device figure of merit for high-frequency applications", IEEE Electron Device Letters, 10(10), pp.455~457 (1989), Institute of Electrical and Electronics Engineers (IEEE)[DOI]